

ECE 271, Design Project

Nicholas Broce, Caden Friesen, Trevor Horine

March 4, 2021

Contents

1	Project Description	3
2	NES Controller Input - Motor and Addressable LED Output	5
2.1	Clock Divider	6
2.2	NES Reader	6
2.2.1	NES Counter	7
2.2.2	Comparator	8
2.2.3	Synchronizer	8
2.2.4	Countreset	9
2.2.5	Neslatch	9
2.2.6	Nesclk	10
2.2.7	Read	10
2.3	Grbcounter	11
2.3.1	Colorcounter	12
2.4	Led	13
2.4.1	Counter	14
2.4.2	comparator	15
2.4.3	synchronizer	15
2.4.4	countreset	15
2.4.5	Twenty Four Bit to Ninety Six Bit	15
2.4.6	waveout	16
3	PS/2 Keyboard Input - Square Wave Audio Output	18
3.1	Functional Unit 1 - SquareWaveOutput	19
3.1.1	Individual Block 1 - ClockDivider1MHz	20
3.1.2	Individual Block 2 - counter8	21
3.1.3	Individual Block 3 - comparator10	22
3.1.4	Individual Block 4 - sync	22
3.1.5	Individual Block 5 - alternating	23
3.1.6	Individual Block 6 - keyboardInputDecoder	24
3.1.7	Individual Block 7 - counter12	24
3.1.8	Individual Block 8 - comparatortwoInputs	25
3.2	Functional Unit 2 - keyboard_press_driver	25
3.2.1	Individual Block 9 - keyboard_inner_driver	26
4	Infrared Receiver Input - Seven Segment Display Output	28
4.1	Individual Block 1 - Lead Counter	28
4.2	Individual Block 2 - Lead to Comp	29
4.3	Individual Block 3 - Lead Comp	30
4.4	Individual Block 4 - Enabler DFF	30
4.5	Individual Block 5 - Pulse Counter	31
4.6	Individual Block 6 - Count Thirty Two	32
4.7	Individual Block 7 - Compare Thirty Two	32
4.8	Individual Block 8 - Pulse Reg	33
4.9	Individual Block 9 - Zero Compare and One Compare	34
4.10	Individual Block 10 - Result Flop	35


4.11 Individual Block 11 - The Shifter	36
4.12 Individual Block 12 - Shift Acceptor	36
4.13 Individual Block 13 - Same command, Same Address, and Same Both	37
4.14 Individual Block 14 - Decoder Register	38
4.15 Individual Block 15 - Digzero decode through Digthree encode	38
4.16 Individual Block 16 - Not Equal Outputs	39
A SystemVerilog Files	40
A.1 NES Controller Input - Motor and Addressable LED Output	41
A.2 PS/2 Keyboard Input - Square Wave Audio Output	48
A.3 Infrared Receiver Input - Seven Segment Display Output	53
B Simulation Files (Do scripts)	56
B.1 NES Controller Input - Motor and Addressable LED Output	56
B.2 PS/2 Keyboard Input - Square Wave Audio Output	59
B.3 Infrared Receiver Input - Seven Segment Display Output	60

1 Project Description

Inputs: The inputs for the entire project are clk50mhz, reset, nesdata, keyboarddata, clock-keyboard, resetkeyboard, and irdata. This project is split into three parts with three total input systems, those being the NES Controller, the PS/2 keyboard, and the IR remote signal, and each of those systems use the same 50MHz clock signal as a base input. This clock signal is either used as is or is altered with clock dividers in each of the sub-projects own files. Each of the three systems also share a common reset signal called reset. Nesdata and keyboard data operate very similarly to each other. Both are binary signals that are really a long signal of binary digits that denote a specific button or key depending on the controller inputted. The data going through the nesdata and keyboarddata inputs are incremented with their specific clock signals off a shift register inside the inputted system. For nesdata specially this is done when the output neslatch goes high and it driven by the output nesclk. For the keyboarddata input a similar latch like signal is handled inside the keyboard_press_driver and keyboard_inner_driver as seen in figures 55 and 57. As discussed already the clockkeyboard is a clock cycle coming directly from the PS/2 keyboard. Unlike the other two inputs irdata is not driven by a clock signal but it is still however a binary signal that is constantly changing in a pattern to denote specific infrared signals. The IRreader block then takes that stream a parses through it as it comes in to ensure it can deliver the correct outputs for the given input stream.

Outputs: From top to bottom the outputs for this entire project are nesclk, neslatch, outcw, outccw, leddata, audioout, dig0, dig1, dig2, dig3, seg1, seg2, seg3, seg4, seg5, seg6, seg7, and seg8. As previously discussed in the inputs section above newlatch and newclk help driver the inputted data from the NES controller. This is done when neslatch is high and the newclk cycles, these two in combination allows for nesdata to receive a string of binary data that denotes which button is pressed. Neslatch goes high periodically to ensure that any button press it captured properly. Outcw and outccw work very similarly to each other. Together the driver DC motor that acts as one of the outputs for the overall project. When either go high the DC motor receives power to turn in either a clockwise direction or a counter clockwise direction depending on which output goes high. Due to controller limitations it is not possible for both to go high at the same time. Leddata acts as another waveform binary signal to demote specific output colors. To create specific colors on the LEDs twenty four bits of data are passed through the output leddata at specific timing frequencies. Similarly to leddata audioout is a waveform created with 1's and 0's at specific frequencies to give an audio device musical notes based on the key pressed on the PS/2 keyboard. Dig0 through dig3 are collections of 7 LEDs built into the FPGA that make up the 7-segment display units. Depending on the inputs given different LEDs are lit up to showcase the address and command code of the IR signal provided. Seg1 through seg 8 are more LEDs on the 7-segment display units that are used for error checking. When something goes wrong or an incorrect IR signal is taken through the irdata input, two of the 7-segment displays at the left end light with with a NE for "not equal".

The design is shown at figure 1 on the following page.



2 NES Controller Input - Motor and Addressable LED Output

This section was implemented with a NES controller, addressable LED, and DC motor. The wiring diagrams can be found in figure 59 and the video of it in action can be found at the following link, <https://youtu.be/PWSKQtm6lo0>. Inputs: This part of the design project reads inputs from a NES controller and uses a switch and the 50MHz clock from the DE10-Lite FPGA.

Outputs: This module allows the user to control a motor and have it rotate clockwise when the right button on the d-pad of the NES controller is pressed and counter clockwise when the left button of the controller is pressed. In addition the addressable LED's RGB value can be controlled to a level of 0 to 255 for each color, red, green and blue. In order to increase a colors value hold that colors button, A for blue, B for red, and START for green, and use the up button on the d-pad. to decrease the color value for a color follow the same process but use the down button instead. The color values do roll over the top and bottom so the user can go from 0 to 255 by going down and from 255 to 0 by going up.




Figure 2: The top level design for the NES controller to addressable LED and motor.




Figure 8: This block is a simple counter that counts up and is used in timing of the NES reader block.



Figure 9: This is the simulation for a simple counter that counts up and is used in timing of the NES reader block.

2.2.2 Comparator

The individual block shown in figure 10 has one input, one output, and two parameters, N the number of bits in count and M the number count is being compared to.

Inputs: The input is the count from the counter in the nescounter block.

Outputs: The output is one if the input is greater then or equal to the second parameter M, and zero if it is not.




Figure 10: This block is a simple greater then or equal to comparator for the count from the nescounter block.




Figure 11: This is the simulation for a simple greater then or equal to comparator for the count from the nescounter block.

2.2.3 Synchronizer

The individual block shown in figure 12 has two input the 5KHz clock and the output from the comparatator. The output is a synchronized signal used as a reset for the counter.

Inputs: The inputs are the 5KHz clock and the output from the comparator block used to tell if the counter has reached a certain number.

Outputs: The output a synchronized signal that is used to reset the counter at the desired values that was specified by the M parameter in the comaprator.




Figure 12: This block is a simple synchronizer used in the reset of the counter.




Figure 13: This is the simulation for a simple synchronizer used in the reset of the counter.

2.2.4 Countreset

The individual block shown in figure 14 has two input and the one output, this block is essentially an OR gate.

Inputs: The inputs are the reset signal that is an input for the nesreader block and the output of the synchronizer.

Outputs: The output is a reset signal that is high where either input is high so the counter resets when the overall project reset is high or when it reaches its desired maximum set in the comparator.




Figure 14: This block is simply an OR gate used to reset the counter.



Figure 15: This is the simulation for countreset which is effectively an OR gate used to reset the counter.

2.2.5 Neslatch

The individual block shown in figure 16 has one input, count and one output neslatch. This block controls the latch signal that goes to the NES controller to load the data for the buttons in to the shift register in the controller.

Inputs: The input for this block is the 5 bit count from the nescounter.

Outputs: The output is a single bit latch signal that goes high to load data in to the shift register on the controller.




Figure 16: This block uses the counter for timing and outputs a high signal during certain sections of the count to load data in to the shift register of the controller.




Figure 17: This is the simulation for neslatch module.

2.2.6 Nesclk

The individual block shown in figure 18 has one input, count and one output nesclk. This block controls the clock signal that goes to the NES controller to shift the data for the buttons out of the shift register in the controller.

Inputs: The input for this block is the 5 bit count from the nescounter.

Outputs: The output is a single bit clock signal that goes high to shift data out through the data pin on the controller.




Figure 18: This block uses the counter for timing and outputs a high signal during certain sections of the count to shift data out though the the data pin of the controller.




Figure 19: This is the simulation for nesclk module.

2.2.7 Read

The individual block shown in figure 20 has three inputs, data, reset, and count. This block also has one output that is a bus containing all the information for the buttons that gets broken up to the various outputs of the nesreader.

Inputs: The inputs for this block is the 5 bit count from the nescounter, the data from the controller, and the overall project reset.

Outputs: The output is a eight bit signal that has the state of each button in a different bit. The out put is then split in to each of the eight output of nesreader for the different buttons.




Figure 20: This block uses the counter for timing, and the data from the controller to output the state of each button.




Figure 21: This is the simulation for the read module.

2.3 Grbcounter

Inputs: This block takes in a clock signal, active high reset, up button, down button, and a button for each color red, green, and blue. When the up button and a color button are pressed at the same time that colors value from 0 to 255 is increased, when down and that colors button is pressed the value is decreased.

Outputs: the out put of this block is a 24 bit signal that contains the 0 to 255 value for green in the first eight bits, the value for red in the next eight bits, and the value for blue in the last eight bits.




Figure 22: This is an block diagram for the grbcounter block.




Figure 23: This is the simulation for the grbcounter block.

2.3.1 Colorcounter

The individual block shown in figure ?? has five inputs, a clock signal, a active high reset, an up, a down, and a button signal. This block also has one output that is a eight bit bus containing the count of the counter for that color.

Inputs: The inputs for this block are the 80Hz clock signal provided to the grbcounter block, the active high reset of the overall project, a signal from the up button on the controller, a signal from the down button on the controller, and a signal from the button assigned to represent that color on the controller.

Outputs: The output is a eight bit signal that contains the count of the counter that represents the value of that color on a scale from 0 to 255.




Figure 26: This is an block diagram for the LED block.




Figure 27: This is the simulation for the led block.

2.4.1 Counter

The individual block shown in figure 28 has two inputs, a clock signal and a active high reset. This block also has one output that is a nine bit bus containing the count of the counter.

Inputs: The inputs for this block are the 3.3MHz clock signal provided to the led block, and the active high reset of the overall project.

Outputs: The output is a nine bit signal that contains the count of the counter that is used for timing in the led block.




Figure 28: This block takes in a clock and reset to output the count used for timing in the led block.




Figure 29: This is the simulation for the counter module.

2.4.2 comparator

This is the same comparator used in the nes reader, please see section 2.2.2.

2.4.3 synchronizer

This is the same synchronizer used in the nes reader, please see section 2.2.3

2.4.4 countreset

This is the same countreset used in the nes reader, please see section 2.2.4

2.4.5 Twenty Four Bit to Ninety Six Bit

The individual block shown in figure 30 has three inputs, grb a 24 bit signal, read, reset. This block also has one output that is a 96 bit bus called ledwave and will be used to output the right serial signal for the addressable LED to know what color is being passed to it.

Inputs: The inputs for this block is the 24 bit values containing the 0 to 255 color values for green in the first eight bits, the 0 to 255 values for red in the next eight bits, and the 0 to 255 value for blue in the last eight bits. read is a signal that tells the module to grab the grb values and convert it to the 96 bit signal, and reset is an active high rest.

Outputs: The output is a 96 bit signal that is used to get the right serial output fed to the led so that it recognizes the string of bit s being passes using the format described in the output section of the led block.




Figure 30: This block converts the 24 bit signal to a 96 bit signal used in the serial output of the rgb color to the addressable led.




Figure 31: This is the simulation for the tftons module.

2.4.6 waveout

The individual block shown in figure 32 has four inputs, a clock, a reset, count, and ledwave the 96 bit signal. This block also has one output, waveout that is the serial output to the addressable LED.

Inputs: The clock signal is the 3.3MHz clock passed in to the led module. The reset signal is the overall project reset, the count is the count from the counter in the larger led module. Lastly the 96 bit signal is used to output a serial signal that addressable LED will recognize.

Outputs: The output is a single bit serial output called waveout and outputs the rgb color for the addressable LED to show in a format that the addressable LED can recognize.




Figure 32: This block uses the counter for timing, and the data from the controller to output the state of each button.




Figure 33: This is the simulation for the read module.

3 PS/2 Keyboard Input - Square Wave Audio Output

Inputs: This reads in a PS/2 Keyboard which inputs it's data with the Data, ClockKeyboard, ResetKeyboard, and Clock50MHz inputs. There is also a resetSwitch input for the SquareWave-Output component that is separate from the ResetKeyboard input.

Outputs: This outputs a Square wave Audio signal that is either a 1 or 0 to create waves as specified frequencies depending on the keyboard button pressed. Figure 34 details the specific frequencies programmed into this design. For example, when the C key is pressed the output will create a sound wave frequency for middle C at 261.23 Hz.

Square-Wave Audio Info

Note	Key Make	Key Break	Frequency	Counter Number w/ 1MHz clk
C	21/0010 0001	F0,21/1111 0000 0010 0001	261.63 Hz	1965/0111 1010 1101
D	23/0010 0011	F0,23/1111 0000 0010 0011	293.66 Hz	1702/0110 1010 0110
E	24/00100100	F0,24/1111 0000 0010 0100	329.63 Hz	1516/0101 1110 1100
F	2B/0010 1011	F0,2B/1111 0000 0010 1011	349.23 Hz	1431/0101 1001 0111
G	34/0011 0100	F0,34/1111 0000 0011 0100	392 Hz	1275/0100 1111 1011
A	1C/0001 1100	F0,1C/1111 0000 0001 1100	440 Hz	1135/0100 0110 1111
B	32/0011 0010	F0,32/1111 0000 0011 0010	493.88 Hz	1012/0011 1111 0100

Figure 34: The table created to program the different keys on the PS/2 keyboard to match the given frequencies for those notes. If any other key is pressed the program will treat it as no given input and will only recognize these specific keys with their given key make and key break codes.

Design for Full Keyboard to Square Wave Audio Output Circuit :




Figure 35: This is the top level circuit design for the PS/2 Keyboard to Square Wave Audio portion of our design. It showcases how the two Functional Units connect to form a bridge between the keyboard input processing and the sound wave forming process.

Simulation Results for Full Keyboard to Square Wave Audio Output Circuit:




Figure 36: This is the simulation results of the PS/2 Keyboard to Square Wave Audio portion of our design. This showcases the middle C frequency that would be output when the C key is pressed on the keyboard.

3.1 Functional Unit 1 - SquareWaveOutput

Inputs: The inputs to this block are Clock50MHz, resetSwitch, and eight-bit Keyboard inputs. These drive the comparators, clock dividers, counters, D Flip-flops, and synchronizes in this circuit.

Outputs: There is only one output and it is a binary signal that acts as a square wave audio wave, alternating on different frequency depending on what eight-bit make code is taken in from a PS/2 keyboard.

Expanded Design for the SquareWaveOutput component Circuit :




Figure 37: This is the expanded view of the portion shown in the full circuit schematic shown in figure 35 to showcase the processing of the square waves formed by the 8-bit keyboard input.

Simulation Results for Full Keyboard to Square Wave Audio Output Circuit:




Figure 38: This figure shows the ModelSim results with the C key keyboard make code given. The audio output is outputting at the correct frequency for the musical note C.

3.1.1 Individual Block 1 - ClockDivider1MHz

Inputs: The inputs for this block are Clock50MHz and a resetBut. Clock50MHz is the FPGA standard 50MHz frequency input and the resetBut is a active high signal to reset the counter and testing blocks that have flip-flops built into their designs as shown later in figure 41 and figure 47 respectively.

Outputs: The output is a clock signal of 1MHz as shown by the named output Clock1MHz. This allows the rest of the circuit to operate with the correct timing.

Expanded Design for the ClockDivider1MHZ Circuit :




Figure 39: This is the expanded view of a block shown in figure 37. This is a key part of the audio portion of this circuit.

Simulation Results for the ClockDivider1MHZ Circuit :




Figure 40: This is a simulation showcasing the slowed down clock cycle outputted compared to the fast clock cycle inputted.

3.1.2 Individual Block 2 - counter8

Inputs: This block takes in a clock cycles called clk, and a binary reset signal to initialize the counter.

Outputs: The output is a eight-bit binary output that increments by one every clock cycle. It begins at 0 until the first positive edge of the clk input.

Block Diagram Design for a basic 8-bit counter




Figure 41: This is a 8-bit counter that takes in a clock cycle to increase the output q by one every clock cycle.




Figure 42: The simulation results showcase the incremental nature of this counter, increasing the output amount by one for every clock cycle of the input clock.

3.1.3 Individual Block 3 - comparator10

Inputs: This block takes in a eight-bit binary value and compares it to a parameter binary value. In this case that parameter is the decimal number 10.

Outputs: The output to this block is a binary signal, 1 if the incoming eight-bit value is equal to the parameter value and 0 if otherwise.

Block Diagram Design for a comparator with the parameter value of 10.




Figure 43: This comparator takes in a value tests it to see if it is equal to a built in parameter to send out a binary signal.




Figure 44: This simulation result shows not only the equal to operator but not equal to, less than, less than and equal to, greater than, and greater than and equal to the parameter value.

3.1.4 Individual Block 4 - sync

Inputs: The sync block takes in a clock signal called clk and a binary data value called d.

Outputs: The output to the sync block is the binary data value labeled q which is equivalent to the inputted data value d but it is only received on the positive edge of the inputted clock signal.

Block Diagram Design for a synchronizer block




Figure 45: This synchronizer takes in a value d and passes this value onto the output q on the next positive edge of the clk clock cycle input.

Simulation Results for a synchronizer with a single bit data input and output.




Figure 46: The simulation showcases the input d being changed twice and the delay that comes from the synchronizer. This delay is intentional and allows for the circuit to operate as expected.

3.1.5 Individual Block 5 - alternating

Inputs: The inputs on this block is a clock signal to drive the two D Flip-flops that are inside this block called clock and a reset signal called reset that causes the output q to alternate between 1 and 0.

Outputs: The output to this block is a single binary signal that alternates between 1 and 0 starting at 1 based on the reset input signal.

Block Diagram Design for a block called alternating that acts a reset signal based alternate.




Figure 47: This testing unit acts as a double set of d-flips to allow for the q signal to alternate with the reset signal. This plays an important part in the clock divider circuit in figure39.

Simulation Results for the block called alternating.




Figure 48: This result from the simulation shows that the testing unit must first be reset by the reset signal upon initialization but from then on the reset signal drives the output to alternate.

3.1.6 Individual Block 6 - keyboardInputDecoder

Inputs: This block takes in a eight-bit input amount called data. These eight-bits make up the data portion of the make codes sent by the PS/2 keyboard when keys are pressed.

Outputs: The outputs of this block are a twelve-bit value that goes into a two input comparator found at figure 53 and a binary reset signal that would go high when a break code is sent. The twelve-bit value is the binary equivalent to the frequency that the outputted sound should be at for each of the implemented keys.

Block Diagram Design for the KeyboardInputDecoder block that takes in a input make or break code from a PS/2 keyboard and turns that into a value to create the correct sound frequency.




Figure 49: This block takes in inputted keyboard make codes and outputs the specific timing frequency for the implement keys found in 34.

Simulation Results for the KeyboardInputDecoder block.

/keyboardInputDecoder/data	-No Data-	00100001	00110100
/keyboardInputDecoder/countValue	-No Data-	011110101101	010011111011
/keyboardInputDecoder/reset	-No Data-		

Figure 50: This shows the results of two different implemented keyboard make codes to give out the correct frequencies for those musical notes.

3.1.7 Individual Block 7 - counter12

Inputs: This block takes in a clock cycles called clk, and a binary reset signal to initialize the counter.

Outputs: The output is a twelve-bit binary output that increments by one every clock cycle. It begins at 0 until the first positive edge of the clk input.

Block Diagram Design for a basic 12-bit counter




Figure 51: This is a 12-bit counter that takes in a clock cycle to increase the output q by one every clock cycle.




Figure 52: The simulation results showcase the incremental nature of this counter, increasing the output amount by one for every clock cycle of the input clock.

3.1.8 Individual Block 8 - comparatortwoInputs

Inputs: This block takes in two twelve-bit binary values, a and b, and compares them to see if how they equate to one another.

Outputs: The output to this block is a binary signal, 1 if the incoming eight-bit value is equal to the parameter value and 0 if otherwise.

Block Diagram Design for a comparator with two 12-bit inputs




Figure 53: This comparator takes in two values and tests them to see if they are equal to each other and sends out a binary signal of equality.




Figure 54: This simulation result shows not only the equal to operator but no equal to, less than, less than and equal to, greater than, and greater than and equal to between the two input values.

3.2 Functional Unit 2 - keyboard_press_driver

Inputs: The inputs for this Functional Unit are its two clock inputs, Clock50 and PS2_CLK, a single bit data stream called PS2_DAT, and a reset signal. The PS2_DAT works by sending a series of binary 1's and 0's to make up an eleven-bit make code, with a starting bit, eight data bits, a parity bit and an ending bit.

Outputs: The outputs of this functional unit are the valid and makeBreak binary signals that go unused in this version of the project and the eight bit OutCode that makes up the data bits of the make code from the keyboard.

Credit and Source: This design [1] of and code [2] and the Fundamental Unit and the following Individual Block come from Professors Scott Hauck and John S. Loomis from the University of Dayton as well as students Kyle Gagner and Jesse Liston.

Block Diagram Design for the outer layer of the PS/2 Keyboard driver




Figure 55: This block diagram shows how the two clocks and a reset signal drive the PS2_DAT to create the needed make code for Fundamental Unit 1 to work.

Simulation Results for the outer layer of the PS/2 Keyboard driver




Figure 56: The simulation shows that once enough time has passed on the PS2_CLK input the PS2_DAT creates a proper make code and sends it through the eight-bit OutCode.

3.2.1 Individual Block 9 - keyboard_inner_driver

Inputs: Almost all of the inputs on this inner layer of the keyboard driver are from the outer layer, with the exception of the read input. The rest come from the outer layer and come from the PS/2 keyboard or the FPGA.

Outputs: The outputs of this block are the scan_ready binary value and the eight-bit scan_code that goes into the Functional Unit 1 to drive the audio output.

Block Diagram Design for the inner layer of the PS/2 Keyboard driver




Figure 57: This block deals with the specifics of taking in the proper data from the keyboard_data and turning it into a usable eight-bit scan_code.

Simulation Results for the inner layer of the PS/2 Keyboard driver




Figure 58: Once again this simulation shows that once enough time has passed on the keyboard_CLK input the keyboard_DAT creates a proper make code and sends it through the scan_code to create the eight-bit OutCode on the higher level.

4 Infrared Receiver Input - Seven Segment Display Output

The infrared reader module is designed to read infrared code from a remote and interpret them into an address and a command which will be displayed on the seven segment display.

Inputs: This reads in from an infrared receiver module a logic high or low signal. The receiver takes input from infrared waves and does not require coding to provide input to the FPGA. The infrared input comes in the form of waves with small pulses where the gaps between the pulses represent certain signals based on their length. Decoding these gaps is a major part of this module.

Inputs from the built in 50MHz clock and one of the push buttons are also included. The clock was used to keep track of time, while the push button was used to reset the whole system.

Outputs: The infrared reader outputs through the seven segment display. It uses all seven segments of digits zero through three and uses eight specific segments on digits four and five.




Figure 59: This is the top level design for the infrared reader. It has three inputs in the top left leading to the 35 outputs in the bottom right. If this were to be redone it could definitely benefit from more middle ground modularity. While many modules were made, they were all combined in SystemVerilog in the top file making a somewhat confusing top level diagram.

4.1 Individual Block 1 - Lead Counter

The individual block shown in figure 60 is the first counter in the infrared reader. Its purpose is to count a 50MHz clock signal repeatedly. It resets to zero when either the reset button is pressed, or the infrared input has a rising edge.

Inputs:

clk: The 50MHz onboard clock.

reset: Made of the logical input ((NOT resetbutton) OR IR).

Outputs:

B[21:0]: 22 bit number representing how many clock signals have passed since last reset




Figure 60: This block is just a simple counter similar to the ones from lab 5. The main difference however is it only resets on the positive edge of the reset, not any time the reset is one.




Figure 61: This simulation had to be very zoomed in, but it shows that the lead counter counts in time with the 50MHz clock and starts over counting when there is a rise in the infrared wave.

4.2 Individual Block 2 - Lead to Comp

The individual block shown in figure 62 is similar to a D flip flop that leads from the lead counter to the first comparator. It uses the infrared signal's rising edges to trigger, and it is reset to zero when the reset button is pressed.

Inputs:

clk: The infrared signal.

reset: Made of the logical input (NOT resetbutton).

data in[21:0]: The 22 bit number from the lead counter.

Outputs:

data out[21:0]: 22 bit number representing how many clock signals have passed since last reset, now passed through the flip flop.




Figure 62: This block is just essentially a d flip flop. Similar to the lead counter its main difference is that it only resets on the rising edge of the reset. This will be a recurring theme for most very simple modules.




Figure 63: This simulation shows that the flip flop does not prematurely pass along the value of lead counter until there is another rising IR edge at which point it outputs the current lead counter output and continues doing so.

4.3 Individual Block 3 - Lead Comp

The individual block shown in figure 64 is a comparator module that has three inputs and one output. The comparator is used to check if the input denoted a is in between the two other inputs. This is done by checking if it is less than or equal to the input denoted $greater_a$, then checking if it is greater than or equal to the input denoted $less_a$. If both of these are true then the comparator outputs a one, otherwise it outputs a zero.

The purpose of this module in the overall design is to check if the counter counted the amount of time in a lead bit of an infrared signal (around 13.5ms). It looks for a value between 13ms and 14ms.

Inputs:

gretera[21:0]: The hexadecimal number 22'hAAE60 which is equivalent to the number of 50MHz clock signals in 14 ms.

lessa[21:0]: The hexadecimal number 22'h9EB10 which is equivalent to the number of 50MHz clock signals in 13ms.

a[21:0]: The 22 bit number from the lead counter, passed through the flip flop is used as the number that will be compared to the range expected for a lead signal.

Outputs:

In range: This one bit number signifies whether or not the input a was in between the other two inputs.




Figure 64: This block is a comparator which outputs a 1 if $\text{lessa} < \text{a} < \text{greatera}$.




Figure 65: The lead comparator can be shown triggering the confirm for the lead signal once it ends and is fed the count from the lead counter.

4.4 Individual Block 4 - Enabler DFF

The individual block shown in figure 66 is similar to a D flip flop and is used to enable the rest of the system. It uses a clock signal that is the same as its data input. This causes it to output one once the data reaches a one, but does not reset back to zero unless the reset button is pressed once it has been enabled. This block receives its data from the lead comparator and enables the rest of the system once the comparator has confirmed the detection of a lead signal. This is also used as an overall system reset. When this outputs a one for the first time it resets all the future blocks in the system to zero.

Inputs:

clk: Data from lead comparator representing the detection of a lead signal.

reset: Made of the logical input (NOT resetbutton).

D: Data from lead comparator representing the detection of a lead signal.

Outputs:

Q: Used as an enabler signal for the rest of the system as well as the system reset. Is equivalent to D on the last rising edge of the clock input.




Figure 66: This block is unique from a typical D flip flop for two reasons. The Enabler DFF block uses its data input as its clock signal as well. Similar to previous blocks, it also only resets on the rising edge of the reset, not when the reset changes back to zero.




Figure 67: Once the lead signal is detected and lead confirmed is raised, enabler out is raised to one and remains there regardless of changes in lead confirm.

4.5 Individual Block 5 - Pulse Counter

The individual block shown in figure 68 is a counter module used to keep track of how long has passed between rising edges of the infrared pulse signals. It uses the 50MHz clock to increment while it receives its reset from the rising edge of the infrared signal.

Inputs:

clk: The 50MHz clock used to increment the counter.

reset: Made of the logical input (IR AND enablerout). This is done so that the reset happens on the rising edge of IR but only once the enabler has been triggered.

Outputs:

B[21:0]: 22 bit number representing how many clock signals have passed since last reset.




Figure 68: This counter keeps track of the time between rising edges of the infrared pulse. Similar to past blocks it only resets on the rising edge of its reset. This is used as the main input for finding out whether the infrared pulse represents a one or zero.



Figure 69: The simulation of the pulse counter must be highly zoomed in. It is shown however that is properly triggers on every 50MHz signal keeping up with the amount of time that has passed.

4.6 Individual Block 6 - Count Thirty Two

The individual block shown in figure 70 is a counter with the purpose of tracking how many infrared signal rises have gone through the system so far. It is made to count up to thirtytwo which is the number of bits expected in an infrared signal. This counters input to the system is used to determine when to do the finishing movements with the fully collected data. Inputs:

clk: The rising edge of the infrared signal is used to increment this clock.

reset: Enablerout resets this counter when it first reaches one.

Outputs:

B[5:0]: This five bit number represents the amount of infrared signal pulses so far.




Figure 70: This counter uses a 6 bit output that informs the system on how many infrared pulses have passed so far. It is only reset when enablerout hits one at a rising edge.




Figure 71: The counter does count each signal at the right time and it does end at 34 which is where it should end due to the lead pulse and ending pulse.

4.7 Individual Block 7 - Compare Thirty Two

The individual block shown in figure 72 is a comparator with the purpose of checking if the Count Thirty Two counter has exceeded thirty two pulses yet. The comparator outputs a one as long as the counted pulses is under thirty two.

Inputs:

a[5:0]: This is the output of the Count Thirty Two counter and can be up to 63 since it is a six bit binary number.

greater_a[5:0]: One of the numbers the comparator uses for comparisons. The comparator checks if the input is less than or equal to this input of 6'h21 which is equivalent to 33 since in this system the counter actually reaches 34 once all the processing has been done.

less_a[5:0]: One of the numbers the comparator uses for comparisons. The comparator checks if the input is greater than or equal to this input of 6'h00 which is equivalent to zero. This is mainly a placeholder number for the comparator to use the same module as the rest of the system.

Outputs:

In Range: This one bit signal is a one if 32 pulse signals have not yet passed and is a zero if they have.




Figure 72: This comparator controls the late phase pieces of the system, telling registers when all the data should be present for decoding.




Figure 73: The simulation properly stays at one until the counted pulses rises above 32 at which point it drops to zero.

4.8 Individual Block 8 - Pulse Reg

The individual block shown in figure 74 is a 22 bit register designed to pass along the data from the pulse counter representing how long the most recent infrared pulse was. It is enabled by the enabler DFF and is also reset to zero when the enabler DFF originally detects lead code. It passes this data along to comparators for decoding into a one or zero.

Inputs:

clk: The clock signal driving this register is the rising edge of the infrared pulse.

data in[21:0]: This is the output of the pulse counter as a 22 bit binary number. It represents the amount of time since the last rising edge of the infrared pulse.

reset: This input resets the pulse reg to zero on the rising edge of the enabler output.

enabled: This input is composed of the logical connection (thirtytwocompared AND IR), and allows the pulse reg to accept more inputs. This is limited to make sure that both the lead code has been seen, and the number of infrared pulses has been less than or equal to 32.

Outputs:

Data Out[21:0]: This 22 bit signal is the amount of time tracked by pulse counter as it is prepared to pass along to the next comparators. It will always represent the last completed infrared pulse.




Figure 74: This register is composed of 22 enabled D flip flops and passes along the data from Pulse Counter to a set of comparators.




Figure 77: Notably the one and zero compare outputs are always the opposite of each other except at the beginning when there are no inputs. This means values are being properly detected.

4.10 Individual Block 10 - Result Flop

The individual block shown in figure 78 is a D flip flop style module made to pass along the result decided upon by the comparators. It takes in the input from the comparator that looks for ones since this will work either way. If the input is a one the comparator will output a one and if it is a zero it will output a zero. Both comparators are used however in a xor gate to confirm that one of them did get triggered to make sure the pulse isn't neither. This flip flop is made to pass on the result to the shift register for data storage.

Inputs:

clk: The clock signal driving this D flip flop is made of the logic ((onecompared XOR zeroscompared) AND IR). Allowing the flip flop to trigger on the clock signal while only one of the comparators is outputting a one.

D: The data in comes from the output of the One Compare comparator and is a singular bit showing whether the last complete pulse was a one or a zero.

reset: This input resets the result flop to zero on the rising edge of the enabler output.

enabled: This input is composed of the logical connection (thirtytwocompared AND IR), and allows the pulse reg to accept more inputs. This is limited to make sure that both the lead code has been seen, and the number of infrared pulses has been less than or equal to 32.

Outputs:

Q: This output is the same as the input D at the last rising edge of the clock input. It represents the data from the last pulse of the infrared signal.




Figure 78: This D flip flop style module is designed to give the decoded infrared pulse information to the shift register.




Figure 79: In this simulation it is shown sometimes the result flop maintains the same values. This is because sometimes multiple ones or zeros come in a row so it doesn't have to change.

4.11 Individual Block 11 - The Shifter

The individual block shown in figure 80 is a 32 bit shift register designed to store the 32 bits of the infrared input. It takes in one bit at a time and shifts them down a chain of 32 bits through an internal set of D flip flops. It is reset fully to zero when the enabler output is first triggered, and it is triggered to take in a new input each time the infrared pulse begins.

Inputs:

clk: The clock signal driving this shift register is the rising edge of the infrared signal.

Data in: The data in comes from the output of the result flop and is a singular bit showing whether the last complete pulse was a one or a zero.

reset: This input resets the entire shift register to zero on the rising edge of the enabler output.

Outputs:

Data Out[31:0]: This is the output of the 32 bits of the infrared signal. It starts off as 32 zeros with each progressive input being put in the least significant bit and pushing the previous inputs one bit more significant.




Figure 80: This shift register combined of 32 d flip flops chained together is designed to shift the infrared signal from serial logic to parallel logic.




Figure 81: While it is hard to show in one picture, the shift register does slowly shift its input down the line. The final output is shown on the left and is equal to the proper infrared signal.

4.12 Individual Block 12 - Shift Acceptor

The individual block shown in figure 82 is a 32 bit register designed to take the information from the shift register and test it for errors. The shift acceptor takes in the data from the shift register when the 32 counter reaches 32 completed infrared pulses. This is done on the negative edge of the Compare Thirty Two comparator.

Inputs:

clk: The clock signal driving this shift register is the sinking edge of the Thirty Two Comparator.

Data in[31:0]: The data in comes from the output of the shift register and is all 32 parallel bits of the infrared signal.

reset: This input resets the entire shift register acceptor to zero on the rising edge of the enabler output.

Outputs:

Data Out[31:0]: This is the output of the 32 bits of the infrared signal. Here it is output to further logic to verify if it is a real infrared signal.




Figure 82: This shift acceptor is a simple 32 bit register composed of D flip flops and is designed to pass along the shift register info once all 32 bits have been collected.




Figure 83: Shift acceptor doesn't start putting out the shift register's data until 32 infrared pulses have passed.

4.13 Individual Block 13 - Same command, Same Address, and Same Both

The individual block shown in figure 84 is a set of logical connections that result in the logic output labelled "same both". The goal of this block is to check if the 0-7 and 8-15 bits as well as the 16-23 and 24-31 bits are truly logical inverses of each other as they should be. This is done by putting each corresponding bit into a XOR gate and then seeing if all the XOR gates output a one as they should. If they do same both is declared one. If they do not same both is a zero.

Inputs:

Shift Acceptor[31:0]: The data in comes from the output of the shift acceptor and represents the 32 parallel bits of the infrared signal.

Outputs:

Same Both: This output is a one if the command and command inverse are truly inverse as well as if the address and address inverse are truly inverses. Otherwise it is a zero output.




Figure 84: This set of logic works as built in error handling for the system and will stop the program later if it fails.




Figure 85: Same both only switches to one once both same command and same address have been met. Looking at the data inputs it can be confirmed that the address and inverse address as well as the command and inverse command inputs are truly inverse proving this functionality.

4.14 Individual Block 14 - Decoder Register

The individual block shown in figure 86 is another 32 bit register designed to take data from the shift register. This is done later on once the data has been confirmed to be a real infrared signal. This register is triggered to take in data on the rising edge of Same Both. This allows it to take in the data as soon as it has been declared valid. It then outputs this data to the decoders for output preparation.

Inputs:

Shifter Data[31:0]: The data in comes from the output of the shift register and represents the 32 parallel bits of the infrared signal.

clk: The clock for this block is triggered by the rising edge of the Same Both variable from the previous logic section.

reset: This input resets the entire decoder register to zero on the rising edge of the enabler output.

Outputs:

Data Out[31:0]: This output is the data from the shift register being sent to the decoders now that it is confirmed to be an infrared signal.




Figure 86: This register is the final block between the decoders outputting the infrared code and the shift register.




Figure 87: This register is triggered as soon as same both switches to one allowing the shift register data to pass through.

4.15 Individual Block 15 - Digzero decode through Digthree encode

The four individual blocks shown in figure 88 are all decoders with the same purpose. Each one decodes four bits of data and then outputs signals to the seven segments of a digit on the FPGA. They are each connected to the digit associated with their number. The internals are built with a seven segment decoder designed to display the four digit binary input in hexadecimal. Digits

three and two display the eight bit address signal while digits one and zero display the eight bit command signal.

Inputs:

Decoder Data[11:8] -> Digzero

Decoder Data[15:12] -> Digone

Decoder Data[27:24] -> Digtwo

Decoder Data[31:28] -> Digthree

These data inputs are the four bit binary signals that will be transformed to hexadecimal.

Outputs:

All four of these output a 7 bit logic output to the seven segments of their designated digit. A zero causes the segment to light up while a one causes the segment to stay off.




Figure 88: The four decoders are largely unchanged from the labs earlier in Digital Logic Design. It is important to note if the decoder register is reset all of these digits will turn off.




Figure 89: The digits stay as all ones until they are enabled. After this they shift to all zeros before finishing displaying the address and command of the infrared code.

4.16 Individual Block 16 - Not Equal Outputs

The set of logic shown in figure 90 is an error handling section of the infrared reader. This section is based off of the Thirty Two Compared and the Same Both inputs. Using these the logic determines whether an error occurred during the process of the decoding. If it did, eight segments in digits four and five of the display will light up to display the letters NE for not equal.

Inputs:

Thirty Two Compared: This input is inverted and gives out a one if all thirty two bits of infrared data have been collected.

Same Both: This input is a zero if the command and address were not truly the inverse of their inverse data.

Outputs:

Seg1 through Seg8: These outputs represent the letters NE on the fourth and fifth seven segment display digits. They are turned on if given a zero as the output.




Figure 90: This logic checks to make sure that either same both is incorrect (or not given data yet) and there has not been thirty two inputs, or same both is correct and there has been thirty two inputs. If the truth is not one of these the logic gates input zeros to the segments from the seven segment display turning them on and displaying NE.




Figure 91: In the simulation these segments stay as ones since Thirty Two Confirmed and Same Both always remain opposite of each other. These don't activate at all until the lead code is detected.

A SystemVerilog Files

```

1 // Copyright (C) 2018 Intel Corporation. All rights reserved.
2 // Your use of Intel Corporation's design tools, logic functions
3 // and other software and tools, and its AMPP partner logic
4 // functions, and any output files from any of the foregoing
5 // (including device programming or simulation files), and any
6 // associated documentation or information are expressly subject
7 // to the terms and conditions of the Intel Program License
8 // Subscription Agreement, the Intel Quartus Prime License Agreement,
9 // the Intel FPGA IP License Agreement, or other applicable license
10 // agreement, including, without limitation, that your use is for
11 // the sole purpose of programming logic devices manufactured by
12 // Intel and sold by Intel or its authorized distributors. Please
13 // refer to the applicable agreement for further details.
14
15 // PROGRAM "Quartus Prime"
16 // VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"
17 // CREATED "Fri Jun 05 21:05:30 2020"
18
19 module designprojectfinal(
20     clk50mhz,
21     reset,
22     nesdata,
23     keyboarddata,
24     clockkeyboard,
25     resetkeyboard,
26     irdata,
27     nesclk,
28     neslatch,
29     motorcw,
30     motorecw,
31     leddata,
32     audioout,
33     seg1,
34     seg2,
35     seg3,
36     seg4,
37     seg5,
38     seg6,
39     seg7,
40     seg8,
41     dig0,
42     dig1,
43     dig2,
44     dig3
45 );
46

```



```

47
48 input wire      clk50mhz;
49 input wire      reset;
50 input wire      nesdata;
51 input wire      keyboarddata;
52 input wire      clockkeyboard;
53 input wire      resetkeyboard;
54 input wire      irdata;
55 output wire     nesclk;
56 output wire     neslatch;
57 output wire     motorcw;
58 output wire     motorccw;
59 output wire     leddata;
60 output wire     audioout;
61 output wire     seg1;
62 output wire     seg2;
63 output wire     seg3;
64 output wire     seg4;
65 output wire     seg5;
66 output wire     seg6;
67 output wire     seg7;
68 output wire     seg8;
69 output wire     [6:0] dig0;
70 output wire     [6:0] dig1;
71 output wire     [6:0] dig2;
72 output wire     [6:0] dig3;
73
74 wire      clk50;
75 wire      rst;
76
77
78
79
80
81 KeyboardtoSquareWave    b2v_Broce1 (
82     .resetSwitich(rst),
83     .Clock50MHz(clk50),
84     .KeyboardData(keyboarddata),
85     .ClockKeyboard(clockkeyboard),
86     .ResetKeyboard(resetkeyboard),
87     .AudioOutput(audioout));
88
89
90 IRreader                b2v_Friesen1 (
91     .resetbutton(rst),
92     .ir(irdata),
93     .clk(clk50),
94     .seg1(seg1),
95     .seg2(seg2),
96     .seg3(seg3),
97     .seg4(seg4),
98     .seg5(seg5),
99     .seg6(seg6),
100    .seg7(seg7),
101    .seg8(seg8),
102    .dig0(dig0),
103    .dig1(dig1),
104    .dig2(dig2),
105    .dig3(dig3));
106
107
108 horinepartDP            b2v_Horine1 (
109     .rst(rst),
110     .nesdata(nesdata),
111     .clk50mhz(clk50),
112     .nesclk(nesclk),
113     .neslatch(neslatch),
114     .outcw(motorcw),
115     .outccw(motorccw),
116     .leddata(leddata));
117
118 assign rst = reset;
119 assign clk50 = clk50mhz;
120
121 endmodule

```

A.1 NES Controller Input - Motor and Addressable LED Output

```

1 // Copyright (C) 2019 Intel Corporation. All rights reserved.
2 // Your use of Intel Corporation's design tools, logic functions
3 // and other software and tools, and any partner logic
4 // functions, and any output files from any of the foregoing
5 // (including device programming or simulation files), and any
6 // associated documentation or information are expressly subject
7 // to the terms and conditions of the Intel Program License
8 // Subscription Agreement, the Intel Quartus Prime License Agreement,
9 // the Intel FPGA IP License Agreement, or other applicable license
10 // agreement, including, without limitation, that your use is for
11 // the sole purpose of programming logic devices manufactured by
12 // Intel and sold by Intel or its authorized distributors. Please
13 // refer to the applicable agreement for further details, at
14 // https://fpgasoftware.intel.com/eula.
15
16 // PROGRAM                "Quartus Prime"
17 // VERSION                "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"
18 // CREATED                "Fri Jun 05 12:05:06 2020"
19 // Trevor Horine
20 // This is the generated verilog for my toplevel file that was built in schmatic view.
21
22 module horinepartDP (
23     clk50mhz,
24     data,
25     rst,
26     up,
27     down,
28     left,
29     right,
30     start,
31     select,
32     a,
33     b,
34     nes1,
35     datap,
36     nesclk,

```

```

37         neslatch ,
38         sysclk ,
39         outcw ,
40         outccw ,
41         leddata ,
42         D1 ,
43         D2 ,
44         D3 ,
45         D4 ,
46         D5 ,
47         D6
48     );
49
50
51     input wire      clk50mhz ;
52     input wire      data ;
53     input wire      rst ;
54     output wire     up ;
55     output wire     down ;
56     output wire     left ;
57     output wire     right ;
58     output wire     start ;
59     output wire     select ;
60     output wire     a ;
61     output wire     b ;
62     output wire     nesl ;
63     output wire     datap ;
64     output wire     nesclk ;
65     output wire     neslatch ;
66     output wire     sysclk ;
67     output wire     outcw ;
68     output wire     outccw ;
69     output wire     leddata ;
70     output wire     [6:0] D1 ;
71     output wire     [6:0] D2 ;
72     output wire     [6:0] D3 ;
73     output wire     [6:0] D4 ;
74     output wire     [6:0] D5 ;
75     output wire     [6:0] D6 ;
76
77     wire a_ALTERA_SYNTHESIZED;
78     wire b_ALTERA_SYNTHESIZED;
79     wire clk16mhz;
80     wire clk16mhz;
81     wire clk16mhz;
82     wire countclk;
83     wire datapin;
84     wire down_ALTERA_SYNTHESIZED;
85     wire [23:0] grbvalue;
86     wire left_ALTERA_SYNTHESIZED;
87     wire neslat;
88     wire right_ALTERA_SYNTHESIZED;
89     wire start_ALTERA_SYNTHESIZED;
90     wire up_ALTERA_SYNTHESIZED;
91
92
93
94
95     clkdiv b2v_horine1(
96         .clk(clk50mhz),
97         .reset(rst),
98         .newclk(clk16mhz));
99     defparam b2v_horine1.N = 100000;
100
101
102     sevseg b2v_horine10(
103         .data(grbvalue[15:12]),
104         .seg(D4));
105
106
107     sevseg b2v_horine11(
108         .data(grbvalue[19:16]),
109         .seg(D5));
110
111
112     sevseg b2v_horine12(
113         .data(grbvalue[23:20]),
114         .seg(D6));
115
116
117     clkdiv b2v_horine2(
118         .clk(clk50mhz),
119         .reset(rst),
120         .newclk(clk16mhz));
121     defparam b2v_horine2.N = 15;
122
123
124     clkdiv b2v_horine3(
125         .clk(clk50mhz),
126         .reset(rst),
127         .newclk(countclk));
128     defparam b2v_horine3.N = 625000;
129
130
131     nes b2v_horine4(
132         .clk(clk16mhz),
133         .reset(rst),
134         .nesdata(datapin),
135         .nesclk(nesclk),
136         .neslatch(neslat),
137         .up(up_ALTERA_SYNTHESIZED),
138         .down(down_ALTERA_SYNTHESIZED),
139         .left(left_ALTERA_SYNTHESIZED),
140         .right(right_ALTERA_SYNTHESIZED),
141         .start(start_ALTERA_SYNTHESIZED),
142         .select(select),
143         .a(a_ALTERA_SYNTHESIZED),
144         .b(b_ALTERA_SYNTHESIZED));
145
146
147     grbcounter b2v_horine5(
148         .clk(countclk),
149         .reset(rst),
150         .gcolorbutton(start_ALTERA_SYNTHESIZED),
151         .rcolorbutton(b_ALTERA_SYNTHESIZED),
152         .bcolorbutton(a_ALTERA_SYNTHESIZED),

```

```

153         .up(up_ALTERA_SYNTHESIZED),
154         .down(down_ALTERA_SYNTHESIZED),
155         .grbvalue(grbvalue));
156
157
158     led        b2v_horine6(
159         .reset(rst),
160         .clk(clktispoint3us),
161         .grb(grbvalue),
162         .ledout(leddata));
163
164
165     sevseg     b2v_horine7(
166         .data(grbvalue[3:0]),
167         .seg(D1));
168
169
170     sevseg     b2v_horine8(
171         .data(grbvalue[7:4]),
172         .seg(D2));
173
174
175     sevseg     b2v_horine9(
176         .data(grbvalue[11:8]),
177         .seg(D3));
178
179     assign     up = up_ALTERA_SYNTHESIZED;
180     assign     datapin = data;
181     assign     down = down_ALTERA_SYNTHESIZED;
182     assign     left = left_ALTERA_SYNTHESIZED;
183     assign     right = right_ALTERA_SYNTHESIZED;
184     assign     start = start_ALTERA_SYNTHESIZED;
185     assign     a = a_ALTERA_SYNTHESIZED;
186     assign     b = b_ALTERA_SYNTHESIZED;
187     assign     nesl = neslat;
188     assign     datap = datapin;
189     assign     neslatch = neslat;
190     assign     sysclk = clk16mhz;
191     assign     outcw = right_ALTERA_SYNTHESIZED;
192     assign     outccw = left_ALTERA_SYNTHESIZED;
193
194     endmodule

```

```

1  //Trevor Horine
2  //This is a clock divider that toggels at integer values of the input clock.
3  module clkdiv #(parameter N = 15) //100000000
4      (input logic clk,
5       input logic reset,
6       output logic newclk);
7
8       logic [25:0] t;
9
10      always_ff@(posedge clk, posedge reset) begin
11          if (reset) begin
12              t <= 0;
13              newclk <= 0;
14          end
15          else if (t == N)begin
16              t <= 0;
17              newclk <= !newclk;
18          end
19          else t <= t + 1;
20      end
21  endmodule

```

```

1  //Trevor Horine
2  //This module counts color values between 0 and 255
3  module colorcount #(parameter N = 8)
4      (input logic clk,
5       input logic colorbutton,
6       input logic reset,
7       input logic u,
8       input logic d,
9       output logic [N-1:0] colorvalue);
10
11      always_ff@(posedge clk, posedge reset)
12          if (reset)
13              colorvalue <= 0;
14              else if (clk & colorbutton & u & ~d) colorvalue <= colorvalue + 1;
15              else if (clk & colorbutton & d & ~u) colorvalue <= colorvalue - 1;
16              else
17                  colorvalue <= colorvalue;
18  endmodule

```

```

1  //Trevor Horine
2  //This is a greater than or equal to comparator
3  module comparator #(parameter N = 4, M = 10)
4      (input logic [N-1:0] a,
5       output logic gt);
6
7      assign gt = (a >= M);
8  endmodule

```

```

1  //Trevor Horine
2  //This is a counter
3  module counter #(parameter N = 4)
4      (input logic clk,
5       input logic reset,
6       output logic [N-1:0] q);
7
8      always_ff@(posedge clk, posedge reset)
9          if (reset) q <= 0;
10         else q <= q + 1;
11  endmodule

```

```

1  //Trevor Horine
2  //This modules is practicly an OR gate used for resets
3  module countreset (input logic reset,
4                     input logic comparrst,
5                     output logic rst);
6
7      assign rst = comparrst | reset;
8  endmodule

```

```

1 //Trevor Horine
2 //This module counts color values for red green and blue and outputs rgb values
3 module grbcounter(input logic clk,
4                   input logic reset,
5                   input logic gcolorbutton,
6                   input logic rcolorbutton,
7                   input logic bcolorbutton,
8                   input logic up,
9                   input logic down,
10                  output logic [23:0] grbvalue);
11
12    colorcount horineg(
13        .clk          (clk),
14        .reset        (reset),
15        .colorbutton  (rcolorbutton),
16        .u            (up),
17        .d            (down),
18        .colorvalue   (grbvalue[23:16])
19    );
20
21    colorcount horiner(
22        .clk          (clk),
23        .reset        (reset),
24        .colorbutton  (gcolorbutton),
25        .u            (up),
26        .d            (down),
27        .colorvalue   (grbvalue[15:8])
28    );
29
30    colorcount horineb(
31        .clk          (clk),
32        .reset        (reset),
33        .colorbutton  (bcolorbutton),
34        .u            (up),
35        .d            (down),
36        .colorvalue   (grbvalue[7:0])
37    );
38 endmodule

```

```

1 //Trevor Horine
2 //This module drives an addressable LED
3 module led (input logic [23:0] grb,
4             input logic reset,
5             input logic clk,
6             output logic ledout);
7
8     wire [8:0] count;
9     wire gt;
10    wire srst;
11    wire rst;
12    wire [95:0] ledwaveout;
13
14    counter #(N(9)) horine0(
15        .clk          (clk),
16        .reset        (rst),
17        .q            (count)
18    );
19    comparator #(N(9), M(363)) horine1(
20        .a            (count),
21        .gt           (gt)
22    );
23
24    sync horine2(
25        .clk          (clk),
26        .d            (gt),
27        .q            (srst)
28    );
29
30    countreset horine3(
31        .reset        (reset),
32        .comparrst    (srst),
33        .rst          (rst)
34    );
35
36    test horine4(
37        .grb          (grb),
38        .reset        (reset),
39        .read         (rst),
40        .ledwaveout   (ledwaveout)
41    );
42
43    waveout horine5(
44        .count        (count),
45        .clk          (clk),
46        .ledwave      (ledwaveout),
47        .reset        (rst),
48        .waveout      (ledout)
49    );
50
51 endmodule

```

```

1 //Trevor Horine
2 //This module reads inputs from an NES controller
3 module nes (
4     input logic clk,
5     input logic reset,
6     input logic nesdata,
7     output logic nesclk,
8     output logic neslatch,
9     output logic up,
10    output logic down,
11    output logic left,
12    output logic right,
13    output logic start,
14    output logic select,
15    output logic a,
16    output logic b);
17
18    wire [4:0] count;
19    wire gt;
20    wire srst;
21    wire rst;
22
23    nescounter horinel(

```

```

24 .clk      (clk),
25 .reset    (rst),
26 .count    (count)
27 );
28
29 comparator #(N(5), M(19)) horine2(
30 .a        (count),
31 .gt       (gt)
32 );
33
34 sync horine3(
35 .clk      (clk),
36 .d        (gt),
37 .q        (srst)
38 );
39
40 countreset horine4(
41 .reset     (reset),
42 .comparrst (srst),
43 .rst       (rst)
44 );
45
46 neslatchmod horine5(
47 .count     (count),
48 .neslatch  (neslatch)
49 );
50
51 nescclkmod horine6(
52 .count     (count),
53 .nescclk   (nescclk)
54 );
55
56 read horine7(
57 .data      (nesdata),
58 .reset     (rst),
59 .count     (count),
60 .buttons   ({right, left, down, up, start, select, b, a})
61 );
62 endmodule
63
64
65 module nescounter(
66 input logic clk, reset,
67 output logic [4:0] count);
68
69 always_ff @(posedge clk, posedge reset)
70 if(reset) count <= 7'b0;
71 else count <= count + 1;
72 endmodule
73
74 module neslatchmod(
75 input logic [4:0] count,
76 output logic neslatch);
77
78 always_comb
79 case(count)
80 5'd1: neslatch = 1'b1;
81 5'd2: neslatch = 1'b1;
82 default: neslatch = 1'b0;
83 endcase
84 endmodule
85
86 module nescclkmod (
87 input logic [4:0] count,
88 output logic nescclk);
89
90 always_comb
91 case(count)
92 5'd4: nescclk = 1'b1;
93 5'd6: nescclk = 1'b1;
94 5'd8: nescclk = 1'b1;
95 5'd10: nescclk = 1'b1;
96 5'd12: nescclk = 1'b1;
97 5'd14: nescclk = 1'b1;
98 5'd16: nescclk = 1'b1;
99 5'd18: nescclk = 1'b1;
100 default: nescclk = 1'b0;
101 endcase
102 endmodule
103
104 module read (
105 input logic data,
106 input logic reset,
107 input logic [4:0] count,
108 output logic [7:0] buttons);
109
110 always_ff @(posedge count[0], posedge reset)
111 if(reset) buttons <= 8'b0;
112 else case(count)
113 5'd3: buttons[0] <= ! data; //a
114 5'd5: buttons[1] <= ! data; //b
115 5'd7: buttons[2] <= ! data; //select
116 5'd9: buttons[3] <= ! data; //start
117 5'd11: buttons[4] <= ! data; //up
118 5'd13: buttons[5] <= ! data; //down
119 5'd15: buttons[6] <= ! data; //left
120 5'd17: buttons[7] <= ! data; //right
121 default: buttons <= buttons;
122 endcase
123 endmodule
124
125
126 1 //Trevor Horine
127 2 //This is a synchronizer
128 3 module sync(input logic clk,
129 4 input logic d,
130 5 output logic q);
131
132 6 logic n1;
133
134 7 always_ff@(posedge clk)
135 8 begin n1 <= d;
136 9 q <= n1;
137 10 end
138 11 endmodule
139

```

```

1  //Trevor Horine
2  //This module puts all of the converted 4 bit strings together.
3  module test (input logic [23:0] grb,
4               input logic reset,
5               input logic read,
6               output logic [95:0] ledwaveout);
7
8               wire [95:0] ledw;
9
10 oneorzero horine1(
11   .colorbit      (grb[23]),
12   .ledlogicvalue (ledw[95:92])
13 );
14
15 oneorzero horine2(
16   .colorbit      (grb[22]),
17   .ledlogicvalue (ledw[91:88])
18 );
19
20 oneorzero horine3(
21   .colorbit      (grb[21]),
22   .ledlogicvalue (ledw[87:84])
23 );
24
25 oneorzero horine4(
26   .colorbit      (grb[20]),
27   .ledlogicvalue (ledw[83:80])
28 );
29
30 oneorzero horine5(
31   .colorbit      (grb[19]),
32   .ledlogicvalue (ledw[79:76])
33 );
34
35 oneorzero horine6(
36   .colorbit      (grb[18]),
37   .ledlogicvalue (ledw[75:72])
38 );
39
40 oneorzero horine7(
41   .colorbit      (grb[17]),
42   .ledlogicvalue (ledw[71:68])
43 );
44
45 oneorzero horine8(
46   .colorbit      (grb[16]),
47   .ledlogicvalue (ledw[67:64])
48 );
49
50 oneorzero horine9(
51   .colorbit      (grb[15]),
52   .ledlogicvalue (ledw[63:60])
53 );
54
55 oneorzero horine10(
56   .colorbit      (grb[14]),
57   .ledlogicvalue (ledw[59:56])
58 );
59
60 oneorzero horine11(
61   .colorbit      (grb[13]),
62   .ledlogicvalue (ledw[55:52])
63 );
64
65 oneorzero horine12(
66   .colorbit      (grb[12]),
67   .ledlogicvalue (ledw[51:48])
68 );
69
70 oneorzero horine13(
71   .colorbit      (grb[11]),
72   .ledlogicvalue (ledw[47:44])
73 );
74
75 oneorzero horine14(
76   .colorbit      (grb[10]),
77   .ledlogicvalue (ledw[43:40])
78 );
79
80 oneorzero horine15(
81   .colorbit      (grb[9]),
82   .ledlogicvalue (ledw[39:36])
83 );
84
85 oneorzero horine16(
86   .colorbit      (grb[8]),
87   .ledlogicvalue (ledw[35:32])
88 );
89
90 oneorzero horine17(
91   .colorbit      (grb[7]),
92   .ledlogicvalue (ledw[31:28])
93 );
94
95 oneorzero horine18(
96   .colorbit      (grb[6]),
97   .ledlogicvalue (ledw[27:24])
98 );
99
100 oneorzero horine19(
101   .colorbit      (grb[5]),
102   .ledlogicvalue (ledw[23:20])
103 );
104
105 oneorzero horine20(
106   .colorbit      (grb[4]),
107   .ledlogicvalue (ledw[19:16])
108 );
109
110 oneorzero horine21(
111   .colorbit      (grb[3]),
112   .ledlogicvalue (ledw[15:12])
113 );
114
115 oneorzero horine22(
116   .colorbit      (grb[2]),

```

```

117 .ledlogicvalue (ledw[11:8])
118 );
119
120 oneorzero horine23(
121 .colorbit (grb[1]),
122 .ledlogicvalue (ledw[7:4])
123 );
124
125 oneorzero horine24(
126 .colorbit (grb[0]),
127 .ledlogicvalue (ledw[3:0])
128 );
129
130 getdata horine25(
131 .read (read),
132 .ledw (ledw),
133 .reset (reset),
134 .ledwaveout (ledwaveout)
135 );
136
137 endmodule
138
139 module oneorzero (input logic colorbit ,
140                  output logic [3:0] ledlogicvalue);
141
142     always_comb
143     case (colorbit)
144         1'b1: ledlogicvalue = 1100;
145         1'b0: ledlogicvalue = 1000;
146         default: ledlogicvalue = 0000;
147     endcase
148
149 endmodule
150
151 module getdata (input logic read,
152                input logic [95:0] ledw,
153                input logic reset,
154                output logic [95:0] ledwaveout);
155
156     always_ff @(negedge read, posedge reset)
157     if (reset) ledwaveout <= 96'b0;
158     else case (read)
159         9'b0: ledwaveout <= ledw;
160         default: ledwaveout <= 0;
161     endcase
162
163 endmodule

```



```

1 //Trevor Horine
2 //This module takes the 96 bit signal to a serial output
3 module waveout (input logic [8:0] count,
4                input logic clk,
5                input logic [95:0] ledwave,
6                input logic reset,
7                output logic waveout);
8
9     always_ff @ (posedge clk, posedge reset)
10     if (reset) waveout <= 1'b0;
11     else case (count[8:0])
12         9'd0: waveout <= ledwave[95];
13         9'd1: waveout <= ledwave[94];
14         9'd2: waveout <= ledwave[93];
15         9'd3: waveout <= ledwave[92];
16         9'd4: waveout <= ledwave[91];
17         9'd5: waveout <= ledwave[90];
18         9'd6: waveout <= ledwave[89];
19         9'd7: waveout <= ledwave[88];
20         9'd8: waveout <= ledwave[87];
21         9'd9: waveout <= ledwave[86];
22         9'd10: waveout <= ledwave[85];
23         9'd11: waveout <= ledwave[84];
24         9'd12: waveout <= ledwave[83];
25         9'd13: waveout <= ledwave[82];
26         9'd14: waveout <= ledwave[81];
27         9'd15: waveout <= ledwave[80];
28         9'd16: waveout <= ledwave[79];
29         9'd17: waveout <= ledwave[78];
30         9'd18: waveout <= ledwave[77];
31         9'd19: waveout <= ledwave[76];
32         9'd20: waveout <= ledwave[75];
33         9'd21: waveout <= ledwave[74];
34         9'd22: waveout <= ledwave[73];
35         9'd23: waveout <= ledwave[72];
36         9'd24: waveout <= ledwave[71];
37         9'd25: waveout <= ledwave[70];
38         9'd26: waveout <= ledwave[69];
39         9'd27: waveout <= ledwave[68];
40         9'd28: waveout <= ledwave[67];
41         9'd29: waveout <= ledwave[66];
42         9'd30: waveout <= ledwave[65];
43         9'd31: waveout <= ledwave[64];
44         9'd32: waveout <= ledwave[63];
45         9'd33: waveout <= ledwave[62];
46         9'd34: waveout <= ledwave[61];
47         9'd35: waveout <= ledwave[60];
48         9'd36: waveout <= ledwave[59];
49         9'd37: waveout <= ledwave[58];
50         9'd38: waveout <= ledwave[57];
51         9'd39: waveout <= ledwave[56];
52         9'd40: waveout <= ledwave[55];
53         9'd41: waveout <= ledwave[54];
54         9'd42: waveout <= ledwave[53];
55         9'd43: waveout <= ledwave[52];
56         9'd44: waveout <= ledwave[51];
57         9'd45: waveout <= ledwave[50];
58         9'd46: waveout <= ledwave[49];
59         9'd47: waveout <= ledwave[48];
60         9'd48: waveout <= ledwave[47];
61         9'd49: waveout <= ledwave[46];
62         9'd50: waveout <= ledwave[45];
63         9'd51: waveout <= ledwave[44];
64         9'd52: waveout <= ledwave[43];
65         9'd53: waveout <= ledwave[42];
66         9'd54: waveout <= ledwave[41];
67         9'd55: waveout <= ledwave[40];
68         9'd56: waveout <= ledwave[39];
69         9'd57: waveout <= ledwave[38];

```



```

70 9'd58: waveout <= ledwave[37];
71 9'd59: waveout <= ledwave[36];
72 9'd60: waveout <= ledwave[35];
73 9'd61: waveout <= ledwave[34];
74 9'd62: waveout <= ledwave[33];
75 9'd63: waveout <= ledwave[32];
76 9'd64: waveout <= ledwave[31];
77 9'd65: waveout <= ledwave[30];
78 9'd66: waveout <= ledwave[29];
79 9'd67: waveout <= ledwave[28];
80 9'd68: waveout <= ledwave[27];
81 9'd69: waveout <= ledwave[26];
82 9'd70: waveout <= ledwave[25];
83 9'd71: waveout <= ledwave[24];
84 9'd72: waveout <= ledwave[23];
85 9'd73: waveout <= ledwave[22];
86 9'd74: waveout <= ledwave[21];
87 9'd75: waveout <= ledwave[20];
88 9'd76: waveout <= ledwave[19];
89 9'd77: waveout <= ledwave[18];
90 9'd78: waveout <= ledwave[17];
91 9'd79: waveout <= ledwave[16];
92 9'd80: waveout <= ledwave[15];
93 9'd81: waveout <= ledwave[14];
94 9'd82: waveout <= ledwave[13];
95 9'd83: waveout <= ledwave[12];
96 9'd84: waveout <= ledwave[11];
97 9'd85: waveout <= ledwave[10];
98 9'd86: waveout <= ledwave[9];
99 9'd87: waveout <= ledwave[8];
100 9'd88: waveout <= ledwave[7];
101 9'd89: waveout <= ledwave[6];
102 9'd90: waveout <= ledwave[5];
103 9'd91: waveout <= ledwave[4];
104 9'd92: waveout <= ledwave[3];
105 9'd93: waveout <= ledwave[2];
106 9'd94: waveout <= ledwave[1];
107 9'd95: waveout <= ledwave[0];
108 default: waveout = 0;
109 endcase
110 endmodule

```

A.2 PS/2 Keyboard Input - Square Wave Audio Output

```

1 // Copyright (C) 2018 Intel Corporation. All rights reserved.
2 // Your use of Intel Corporation's design tools, logic functions
3 // and other software and tools, and its AMPP partner logic
4 // functions, and any output files from any of the foregoing
5 // (including device programming or simulation files), and any
6 // associated documentation or information are expressly subject
7 // to the terms and conditions of the Intel Program License
8 // Subscription Agreement, the Intel Quartus Prime License Agreement,
9 // the Intel FPGA IP License Agreement, or other applicable license
10 // agreement, including, without limitation, that your use is for
11 // the sole purpose of programming logic devices manufactured by
12 // Intel and sold by Intel or its authorized distributors. Please
13 // refer to the applicable agreement for further details.
14
15 // PROGRAM "Quartus Prime"
16 // VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"
17 // CREATED "Tue Jun 02 16:32:32 2020"
18
19 module KeyboardtoSquareWave(
20     resetSwitich,
21     Clock50MHz,
22     Data,
23     ClockKeyboard,
24     ResetKeyboard,
25     AudioOutput
26 );
27
28
29 input wire resetSwitich;
30 input wire Clock50MHz;
31 input wire Data;
32 input wire ClockKeyboard;
33 input wire ResetKeyboard;
34 output wire AudioOutput;
35
36 wire [7:0] SYNTHESIZED_WIRE_0;
37
38
39
40
41
42 SquareWaveOutput b2v_inst(
43     .Clock50MHz(Clock50MHz),
44     .resetSwitch(resetSwitich),
45     .Keyboard(SYNTHESIZED_WIRE_0),
46     .audioOuput(AudioOutput));
47
48
49 keyboard_press_driver b2v_inst2(
50     .CLOCK_50(Clock50MHz),
51     .PS2_DAT(Data),
52     .PS2_CLK(ClockKeyboard),
53     .reset(ResetKeyboard),
54
55     .outCode(SYNTHESIZED_WIRE_0));
56
57 defparam b2v_inst2.FIRST = 1'b0;
58 defparam b2v_inst2.NULL = 8'b00000000;
59 defparam b2v_inst2.SEENF0 = 1'b1;
60
61
62 endmodule

```

```

1 // Copyright (C) 2018 Intel Corporation. All rights reserved.
2 // Your use of Intel Corporation's design tools, logic functions
3 // and other software and tools, and its AMPP partner logic
4 // functions, and any output files from any of the foregoing
5 // (including device programming or simulation files), and any
6 // associated documentation or information are expressly subject

```

```

7 // to the terms and conditions of the Intel Program License
8 // Subscription Agreement, the Intel Quartus Prime License Agreement,
9 // the Intel FPGA IP License Agreement, or other applicable license
10 // agreement, including, without limitation, that your use is for
11 // the sole purpose of programming logic devices manufactured by
12 // Intel and sold by Intel or its authorized distributors. Please
13 // refer to the applicable agreement for further details.
14
15 // PROGRAM "Quartus Prime"
16 // VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"
17 // CREATED "Mon Jun 01 17:54:08 2020"
18
19 module SquareWaveOutput(
20     resetSwitch,
21     Clock50MHz,
22     Keyboard,
23     audioOutput
24 );
25
26
27 input wire resetSwitch;
28 input wire Clock50MHz;
29 input wire [7:0] Keyboard;
30 output wire audioOutput;
31
32 wire clockInWire;
33 wire resetWire;
34 wire SYNTHESIZED_WIRE_0;
35 wire [11:0] SYNTHESIZED_WIRE_1;
36 wire [11:0] SYNTHESIZED_WIRE_2;
37 wire SYNTHESIZED_WIRE_3;
38 wire SYNTHESIZED_WIRE_8;
39 wire SYNTHESIZED_WIRE_5;
40 wire SYNTHESIZED_WIRE_7;
41 reg DFF_inst7;
42
43 assign audioOutput = DFF_inst7;
44
45
46
47
48 sync b2v_inst(
49     .clk(Clock50MHz),
50     .d(SYNTHESIZED_WIRE_0),
51     .q(SYNTHESIZED_WIRE_8));
52
53
54 clockDivider1MHz b2v_inst2(
55     .Clock50MHz(Clock50MHz),
56     .resetBut(resetSwitch),
57     .Clock1MHz(clockInWire));
58
59
60 comparatortwoInputs b2v_inst3(
61     .a(SYNTHESIZED_WIRE_1),
62     .b(SYNTHESIZED_WIRE_2),
63     .eq(SYNTHESIZED_WIRE_0)
64
65
66
67 );
68
69
70
71 counter12 b2v_inst4(
72     .clk(clockInWire),
73     .reset(resetWire),
74     .q(SYNTHESIZED_WIRE_1));
75
76 assign resetWire = SYNTHESIZED_WIRE_3 | SYNTHESIZED_WIRE_8 | resetSwitch;
77
78
79 keyboardInputDecoder b2v_inst6(
80     .data(Keyboard),
81     .reset(SYNTHESIZED_WIRE_3),
82     .countValue(SYNTHESIZED_WIRE_2));
83
84
85 always@(posedge SYNTHESIZED_WIRE_8 or negedge SYNTHESIZED_WIRE_5)
86 begin
87     if (!SYNTHESIZED_WIRE_5)
88     begin
89         DFF_inst7 <= 0;
90     end
91     else
92     begin
93         DFF_inst7 <= SYNTHESIZED_WIRE_7;
94     end
95 end
96
97 assign SYNTHESIZED_WIRE_7 = ~DFF_inst7;
98
99 assign SYNTHESIZED_WIRE_5 = ~resetSwitch;
100
101
102 endmodule

```

```

1 // Copyright (C) 2018 Intel Corporation. All rights reserved.
2 // Your use of Intel Corporation's design tools, logic functions
3 // and other software and tools, and its AMPP partner logic
4 // functions, and any output files from any of the foregoing
5 // (including device programming or simulation files), and any
6 // associated documentation or information are expressly subject
7 // to the terms and conditions of the Intel Program License
8 // Subscription Agreement, the Intel Quartus Prime License Agreement,
9 // the Intel FPGA IP License Agreement, or other applicable license
10 // agreement, including, without limitation, that your use is for
11 // the sole purpose of programming logic devices manufactured by
12 // Intel and sold by Intel or its authorized distributors. Please
13 // refer to the applicable agreement for further details.
14
15 // PROGRAM "Quartus Prime"
16 // VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"
17 // CREATED "Mon Jun 01 17:53:29 2020"
18

```

```

19 module clockDivider1MHz (
20     resetBut ,
21     Clock50MHz ,
22     Clock1MHz
23 );
24
25
26 input wire      resetBut ;
27 input wire      Clock50MHz ;
28 output wire     Clock1MHz ;
29
30 wire      syncEnd ;
31 wire [7:0] SYNTHESIZED_WIRE_0 ;
32 wire      SYNTHESIZED_WIRE_1 ;
33 wire      SYNTHESIZED_WIRE_2 ;
34
35
36
37
38
39 testing b2v_inst (
40     .clock(syncEnd) ,
41     .reset(resetBut) ,
42     .q(Clock1MHz) ;
43
44
45 comparator10 b2v_inst2 (
46     .a(SYNTHESIZED_WIRE_0) ,
47     .eq(SYNTHESIZED_WIRE_1)
48
49
50
51 );
52
53 defparam      b2v_inst2.b = 50 ;
54
55
56 sync      b2v_inst3 (
57     .clk(Clock50MHz) ,
58     .d(SYNTHESIZED_WIRE_1) ,
59     .q(syncEnd) ;
60
61
62 counter8      b2v_inst4 (
63     .clk(Clock50MHz) ,
64     .reset(SYNTHESIZED_WIRE_2) ,
65     .q(SYNTHESIZED_WIRE_0) ;
66
67 assign SYNTHESIZED_WIRE_2 = syncEnd | resetBut ;
68
69
70 endmodule

```

```

1 module counter8 (
2     input logic clk ,
3     input logic reset ,
4     output logic [7:0] q
5 );
6
7 always_ff @(posedge clk , posedge reset)
8
9 if (reset) q <= 0 ;
10
11 else q <= q + 1 ;
12
13 endmodule

```

```

1 module comparator10#(parameter b = 10)(
2     input logic [7:0] a ,
3     output logic eq , neq , lt , lte , gt , gte
4 );
5
6 assign eq = (a == b) ;
7 assign neq = (a != b) ;
8 assign lt = (a < b) ;
9 assign lte = (a <= b) ;
10 assign gt = (a > b) ;
11 assign gte = (a >= b) ;
12
13 endmodule

```

```

1 module sync(
2     input logic clk ,
3     input logic d ,
4     output logic q
5 );
6
7 logic n1 ;
8
9 always_ff @(posedge clk)
10
11 begin
12     n1 <= d ; // nonblocking
13     q <= n1 ; // nonblocking
14 end
15
16 endmodule

```

```

1 module alternating(
2     input logic clock ,
3     input logic reset ,
4     output logic q
5 );
6
7 logic d ;
8
9 always_ff@(posedge clock , posedge reset)
10 if(reset)
11     begin
12         d <= 0 ;
13     end
14 else
15     begin

```

```

16         d <= q;
17     end
18
19     always_ff @(negedge clock, posedge reset)
20     if (reset)
21     begin
22         q <= 1;
23     end
24     else
25     begin
26         q <= ~d;
27     end
28 endmodule

1 module keyboardInputDecoder (
2     input logic [7:0] data,
3     output logic [11:0] countValue,
4     output logic reset
5 );
6
7     always_comb
8     case (data)
9
10         /*C*/8'b0010_0001: begin countValue = 12'b0111_1010_1101; reset = 0; end
11         /*D*/8'b0010_0011: begin countValue = 12'b0110_1010_0110; reset = 0; end
12         /*E*/8'b0010_0100: begin countValue = 12'b0101_1110_1100; reset = 0; end
13         /*F*/8'b0010_1011: begin countValue = 12'b0101_1001_0111; reset = 0; end
14         /*G*/8'b0011_0100: begin countValue = 12'b0100_1111_1011; reset = 0; end
15         /*A*/8'b0001_1100: begin countValue = 12'b0100_0110_1111; reset = 0; end
16         /*B*/8'b0011_0010: begin countValue = 12'b0011_1111_0100; reset = 0; end
17         /*Key_Break*/8'b1111_0000: begin countValue = '1; reset = 1; end
18         default: begin countValue = '1; reset = 0; end
19     endcase
20 endmodule

1 module counter12 (
2     input logic clk,
3     input logic reset,
4     output logic [11:0] q
5 );
6
7     always_ff @(posedge clk, posedge reset)
8
9     if (reset) q <= 0;
10
11     else q <= q + 1;
12
13 endmodule

1 module comparatortwoInputs(
2     input logic [11:0] a,
3     input logic [11:0] b,
4     output logic eq, neq, lt, lte, gt, gte
5 );
6
7     assign eq = (a == b);
8     assign neq = (a != b);
9     assign lt = (a < b);
10    assign lte = (a <= b);
11    assign gt = (a > b);
12    assign gte = (a >= b);
13
14 endmodule

1 module keyboard_press_driver(
2     input CLOCK_50,
3     output reg valid, makeBreak,
4     output reg [7:0] outCode,
5     input PS2_DAT, // PS2 data line
6     input PS2_CLK, // PS2 clock line
7     input reset
8 );
9
10 parameter FIRST = 1'b0, SEENF0 = 1'b1;
11 reg state;
12 reg [1:0] count;
13 wire [7:0] scan_code;
14 reg [7:0] filter_scan;
15 wire scan_ready;
16 reg read;
17 parameter NULL = 8'h00;
18
19 initial
20 begin
21     state = FIRST;
22     filter_scan = NULL;
23     read = 1'b0;
24     count = 2'b00;
25 end
26
27
28 // inner driver that handles the PS2 keyboard protocol
29 // outputs a scan_ready signal accompanied with a new scan_code
30 keyboard_inner_driver kbd(
31     .keyboard_clk(PS2_CLK),
32     .keyboard_data(PS2_DAT),
33     .clock50(CLOCK_50),
34     .reset(reset),
35     .read(read),
36     .scan_ready(scan_ready),
37     .scan_code(scan_code)
38 );
39
40 always @(posedge CLOCK_50)
41     case(count)
42         2'b00:
43             if(scan_ready)
44                 count <= 2'b01;
45         2'b01:
46             if(scan_ready)
47                 count <= 2'b10;
48         2'b10:

```

```

49         begin
50             read <= 1'b1;
51             count <= 2'b11;
52             valid <= 0;
53             outCode <= scan_code;
54             case (state)
55                 FIRST:
56                     case (scan_code)
57                         8'hF0:
58                             begin
59                                 state <= SEENF0;
60                             end
61                         8'hE0:
62                             begin
63                                 state <= FIRST;
64                             end
65                         default:
66                             begin
67                                 filter_scan <= scan_code;
68                                 if (filter_scan != scan_code)
69                                     begin
70                                         valid <= 1'b1;
71                                         makeBreak <= 1'b1;
72                                     end
73                                 end
74                             endcase
75                         SEENF0:
76                             begin
77                                 state <= FIRST;
78                                 if (filter_scan == scan_code)
79                                     begin
80                                         filter_scan <= NULL;
81                                     end
82                                 end
83                                 valid <= 1'b1;
84                                 makeBreak <= 1'b0;
85                             end
86                         endcase
87                     end
88                 2'b11:
89                     begin
90                         read <= 1'b0;
91                         count <= 2'b00;
92                         valid <= 0;
93                     end
94             endcase
95 endmodule

```

```

1 module keyboard_inner_driver(keyboard_clk, keyboard_data, clock50, reset, read, scan_ready, scan_code);
2 input keyboard_clk;
3 input keyboard_data;
4 input clock50; // 50 Mhz system clock
5 input reset;
6 input read;
7 output scan_ready;
8 output [7:0] scan_code;
9 reg ready_set;
10 reg [7:0] scan_code;
11 reg scan_ready;
12 reg read_char;
13 reg clock; // 25 Mhz internal clock
14
15 reg [3:0] incnt;
16 reg [8:0] shiftin;
17
18 reg [7:0] filter;
19 reg keyboard_clk_filtered;
20
21 // scan_ready is set to 1 when scan_code is available.
22 // user should set read to 1 and then to 0 to clear scan_ready
23
24 always @ (posedge ready_set or posedge read)
25 if (read == 1) scan_ready <= 0;
26 else scan_ready <= 1;
27
28 // divide-by-two 50MHz to 25MHz
29 always @(posedge clock50)
30     clock <= ~clock;
31
32
33
34 // This process filters the raw clock signal coming from the keyboard
35 // using an eight-bit shift register and two AND gates
36
37 always @(posedge clock)
38 begin
39     filter <= {keyboard_clk, filter[7:1]};
40     if (filter == 8'b1111_1111) keyboard_clk_filtered <= 1;
41     else if (filter == 8'b0000_0000) keyboard_clk_filtered <= 0;
42 end
43
44
45 // This process reads in serial data coming from the terminal
46
47 always @(posedge keyboard_clk_filtered)
48 begin
49     if (reset == 1)
50     begin
51         incnt <= 4'b0000;
52         read_char <= 0;
53     end
54     else if (keyboard_data == 0 && read_char == 0)
55     begin
56         read_char <= 1;
57         ready_set <= 0;
58     end
59     else
60     begin
61         // shift in next 8 data bits to assemble a scan code
62         if (read_char == 1)
63         begin
64             if (incnt < 9)
65             begin
66                 incnt <= incnt + 1'b1;
67                 shiftin = { keyboard_data, shiftin[8:1]};

```

```

68         ready_set <= 0;
69     end
70     else
71     begin
72         incnt <= 0;
73         scan_code <= shiftin[7:0];
74         read_char <= 0;
75         ready_set <= 1;
76     end
77 end
78 end
79 end
80
81 endmodule

```

A.3 Infrared Receiver Input - Seven Segment Display Output

```

1  //IR Reader
2  //By: Caden Friesen
3
4
5  module IRreader(
6      input logic resetbutton,
7      input logic ir,
8      input logic clk,
9      output logic [6:0] dig0, dig1, dig2, dig3,
10     output logic seg1, seg2, seg3, seg4, seg5, seg6, seg7, seg8);
11
12     logic leadcounterreset;
13     logic [21:0] leaddtimed;
14     logic [21:0] dffleaddtimed;
15     logic [21:0] greaterthanlead;
16     logic [21:0] lessthanlead;
17     logic leadconfirm;
18     logic enablerout;
19     logic [5:0] countthirtytwoout;
20     logic [5:0] zero;
21     logic [5:0] threetwo;
22     logic combinedenabler;
23     logic thirtytwoconfirmed;
24     logic [21:0] timedpulse;
25     logic [21:0] timepulsefloppe;
26     logic onecompared;
27     logic zerocompared;
28     logic [21:0] greaterone;
29     logic [21:0] greaterzero;
30     logic [21:0] lesszero;
31     logic [21:0] lessone;
32     logic resultflopclk;
33     logic resultflopout;
34     logic [31:0] shiftout;
35     logic [31:0] shiftacceptout;
36     logic [31:0] decoderinput;
37     logic [6:0] digzero;
38     logic [6:0] digone;
39     logic [6:0] digtwo;
40     logic [6:0] digthree;
41     logic sameaddress;
42     logic samecommand;
43     logic sameboth;
44     logic neenabler;
45     logic oneorzero;
46     logic resetterout;
47     logic pulsecounterreset;
48     logic enablerreset;
49
50
51     //equal to 14ms in clock periods which are 20ns (700,000)
52     assign greaterthanlead = 22'b0010101010111001100000;
53
54     //equal to 13 ms in clock periods which are 20ns (650,000)
55     assign lessthanlead = 22'b0010011110101100010000;
56
57     //assigns the range for the count to thirty two
58     assign threetwo = 6'b100001;
59     assign zero = 6'b000000;
60
61
62     assign leadcounterreset = ~resetbutton || ir;
63
64     assign combinedenabler = thirtytwoconfirmed && enablerout;
65
66     assign pulsecounterreset = enablerout && ir;
67
68     //125000 clock cycles 2.5 ms
69     assign greaterone = 22'b0000011110100001001000;
70     //100000 clock cycles 2.0 ms
71     assign lessone = 22'b0000011000011010100000;
72
73     //68750 clock cycles 1.375 ms
74     assign greaterzero = 22'b0000010000110010001110;
75     //43750 clock cycles .875 ms
76     assign lesszero = 22'b0000001010101011100110;
77
78     assign oneorzero = onecompared ^ zerocompared;
79     assign resultflopclk = oneorzero && ir;
80
81
82     assign enablerreset = ~resetbutton;
83
84     //check for the inverse address and commands received
85     assign sameaddress = (shiftacceptout[31] ^ shiftacceptout[23]) && (shiftacceptout[30] ^ shiftacceptout[22]) && (shiftacceptout[29] ^ shiftacceptout[21]) && (shiftacceptout[28] ^ shiftacceptout[20]) && (shiftacceptout[27] ^ shiftacceptout[19]) && (shiftacceptout[26] ^ shiftacceptout[18]) && (shiftacceptout[25] ^ shiftacceptout[17]) && (shiftacceptout[24] ^ shiftacceptout[16]); //
86     assign samecommand = (shiftacceptout[15] ^ shiftacceptout[7]) && (shiftacceptout[14] ^ shiftacceptout[6]) && (shiftacceptout[13] ^ shiftacceptout[5]) && (shiftacceptout[12] ^ shiftacceptout[4]) && (shiftacceptout[11] ^ shiftacceptout[3]) && (shiftacceptout[10] ^ shiftacceptout[2]) && (shiftacceptout[9] ^ shiftacceptout[1]) && (shiftacceptout[8] ^ shiftacceptout[0]); //
87     assign sameboth = samecommand && sameaddress;
88
89

```

```

90
91 //lights up NE if not inverses
92 assign neenabler = (~thirtytwoconfirmed) ^ sameboth;
93 assign seg1 = ~neenabler;
94 assign seg2 = ~neenabler;
95 assign seg3 = ~neenabler;
96 assign seg4 = ~neenabler;
97 assign seg5 = ~neenabler;
98 assign seg6 = ~neenabler;
99 assign seg7 = ~neenabler;
100 assign seg8 = ~neenabler;
101
102
103 //Search for lead code section
104 counterir #(22) leadcounter(clk, leadcounterreset, leadtimed);
105 twotwobitreg leadtocomp (ir, ~resetbutton, leadtimed, dffleadtimed);
106 comparatorir leadcomp(dffleadtimed, greaterthanlead, lessthanlead, leadconfirm);
107 myDFF enablerdff(leadconfirm, leadconfirm, enablerreset, enablerout);
108 myDFF enablerresetter(enablerout, enablerout, resetterout, resetterout);
109
110
111 //counts to thirty two to see when code should be done
112 counterir #(6) countthirtytwo(ir, enablerout, countthirtytwoout);
113 comparatorir #(6) comparethirtytwo(countthirtytwoout, threetwo, zero, thirtytwoconfirmed);
114
115 //Counts length of ir pulses
116 counterir #(22) pulsecounter(clk, pulsecounterreset, timedpulse);
117 twotwobitenabledreg pulsereg(ir, enablerout, combinedenabler, timedpulse, timepulseflop);
118
119 //checks if ir pulse is zero or one
120 comparatorir zerocompare (timepulseflop, greaterzero, lesszero, zerocompared);
121 comparatorir onecompare (timepulseflop, greaterone, lessone, onecompared);
122
123
124 //shift register
125 myDFF resultflop(onecompared, resultflopclk, enablerout, resultflopout);
126 shiftregister theshifter(ir, enablerout, resultflopout, shiftout);
127 threetwobitreg shiftaccepter(~thirtytwoconfirmed, enablerout, shiftout, shiftacceptout);
128
129
130
131 threetwobitreg decoderregister(sameboth, enablerout, shiftout, decoderinput);
132
133 //seven segment decoders
134 sevenseg digzerodecode(decoderinput [11:8], dig0);
135 sevenseg digonedecode(decoderinput [15:12], dig1);
136 sevenseg digtwodecode(decoderinput [27:24], dig2);
137 sevenseg digthreedecode(decoderinput [31:28], dig3);
138
139 endmodule

```

```

1 //Counter
2 //By: Caden Friesen
3
4 module counterir #(parameter N=22)
5     (input logic clk,
6      input logic reset,
7      output logic [N-1:0] B);
8
9
10
11 always_ff@(posedge clk)
12     B<=B+1;
13
14 always_ff@(posedge reset)
15     B<=0;
16 endmodule

```

```

1 //22 bit enabled register
2 //By: Caden Friesen
3
4 module twotwobitenabledreg(input logic clk, reset, enabled,
5     input logic [21:0] datain,
6     output logic [21:0] dataout);
7
8     enabledDFF s1 (datain[0], clk, reset, enabled, dataout[0]);
9     enabledDFF s2 (datain[1], clk, reset, enabled, dataout[1]);
10    enabledDFF s3 (datain[2], clk, reset, enabled, dataout[2]);
11    enabledDFF s4 (datain[3], clk, reset, enabled, dataout[3]);
12    enabledDFF s5 (datain[4], clk, reset, enabled, dataout[4]);
13    enabledDFF s6 (datain[5], clk, reset, enabled, dataout[5]);
14    enabledDFF s7 (datain[6], clk, reset, enabled, dataout[6]);
15    enabledDFF s8 (datain[7], clk, reset, enabled, dataout[7]);
16    enabledDFF s9 (datain[8], clk, reset, enabled, dataout[8]);
17    enabledDFF s10 (datain[9], clk, reset, enabled, dataout[9]);
18    enabledDFF s11 (datain[10], clk, reset, enabled, dataout[10]);
19    enabledDFF s12 (datain[11], clk, reset, enabled, dataout[11]);
20    enabledDFF s13 (datain[12], clk, reset, enabled, dataout[12]);
21    enabledDFF s14 (datain[13], clk, reset, enabled, dataout[13]);
22    enabledDFF s15 (datain[14], clk, reset, enabled, dataout[14]);
23    enabledDFF s16 (datain[15], clk, reset, enabled, dataout[15]);
24    enabledDFF s17 (datain[16], clk, reset, enabled, dataout[16]);
25    enabledDFF s18 (datain[17], clk, reset, enabled, dataout[17]);
26    enabledDFF s19 (datain[18], clk, reset, enabled, dataout[18]);
27    enabledDFF s20 (datain[19], clk, reset, enabled, dataout[19]);
28    enabledDFF s21 (datain[20], clk, reset, enabled, dataout[20]);
29    enabledDFF s22 (datain[21], clk, reset, enabled, dataout[21]);
30 endmodule

```

```

1 //22 Bit register
2 //By: Caden Friesen
3
4 module twotwobitreg(input logic clk, reset,
5     input logic [21:0] datain,
6     output logic [21:0] dataout);
7
8     myDFF s1 (datain[0], clk, reset, dataout[0]);
9     myDFF s2 (datain[1], clk, reset, dataout[1]);
10    myDFF s3 (datain[2], clk, reset, dataout[2]);
11    myDFF s4 (datain[3], clk, reset, dataout[3]);
12    myDFF s5 (datain[4], clk, reset, dataout[4]);
13    myDFF s6 (datain[5], clk, reset, dataout[5]);
14    myDFF s7 (datain[6], clk, reset, dataout[6]);

```



```

15         myDFF s8 (datain[7], clk, reset, dataout[7]);
16         myDFF s9 (datain[8], clk, reset, dataout[8]);
17         myDFF s10 (datain[9], clk, reset, dataout[9]);
18         myDFF s11 (datain[10], clk, reset, dataout[10]);
19         myDFF s12 (datain[11], clk, reset, dataout[11]);
20         myDFF s13 (datain[12], clk, reset, dataout[12]);
21         myDFF s14 (datain[13], clk, reset, dataout[13]);
22         myDFF s15 (datain[14], clk, reset, dataout[14]);
23         myDFF s16 (datain[15], clk, reset, dataout[15]);
24         myDFF s17 (datain[16], clk, reset, dataout[16]);
25         myDFF s18 (datain[17], clk, reset, dataout[17]);
26         myDFF s19 (datain[18], clk, reset, dataout[18]);
27         myDFF s20 (datain[19], clk, reset, dataout[19]);
28         myDFF s21 (datain[20], clk, reset, dataout[20]);
29         myDFF s22 (datain[21], clk, reset, dataout[21]);
30     endmodule

1 //32 Bit Register
2 //By: Caden Friesen
3
4 module threetwobitreg(input logic clk, reset,
5                     input logic [31:0] datain,
6                     output logic [31:0] dataout);
7
8     myDFF s1 (datain[0], clk, reset, dataout[0]);
9     myDFF s2 (datain[1], clk, reset, dataout[1]);
10    myDFF s3 (datain[2], clk, reset, dataout[2]);
11    myDFF s4 (datain[3], clk, reset, dataout[3]);
12    myDFF s5 (datain[4], clk, reset, dataout[4]);
13    myDFF s6 (datain[5], clk, reset, dataout[5]);
14    myDFF s7 (datain[6], clk, reset, dataout[6]);
15    myDFF s8 (datain[7], clk, reset, dataout[7]);
16    myDFF s9 (datain[8], clk, reset, dataout[8]);
17    myDFF s10 (datain[9], clk, reset, dataout[9]);
18    myDFF s11 (datain[10], clk, reset, dataout[10]);
19    myDFF s12 (datain[11], clk, reset, dataout[11]);
20    myDFF s13 (datain[12], clk, reset, dataout[12]);
21    myDFF s14 (datain[13], clk, reset, dataout[13]);
22    myDFF s15 (datain[14], clk, reset, dataout[14]);
23    myDFF s16 (datain[15], clk, reset, dataout[15]);
24    myDFF s17 (datain[16], clk, reset, dataout[16]);
25    myDFF s18 (datain[17], clk, reset, dataout[17]);
26    myDFF s19 (datain[18], clk, reset, dataout[18]);
27    myDFF s20 (datain[19], clk, reset, dataout[19]);
28    myDFF s21 (datain[20], clk, reset, dataout[20]);
29    myDFF s22 (datain[21], clk, reset, dataout[21]);
30    myDFF s23 (datain[22], clk, reset, dataout[22]);
31    myDFF s24 (datain[23], clk, reset, dataout[23]);
32    myDFF s25 (datain[24], clk, reset, dataout[24]);
33    myDFF s26 (datain[25], clk, reset, dataout[25]);
34    myDFF s27 (datain[26], clk, reset, dataout[26]);
35    myDFF s28 (datain[27], clk, reset, dataout[27]);
36    myDFF s29 (datain[28], clk, reset, dataout[28]);
37    myDFF s30 (datain[29], clk, reset, dataout[29]);
38    myDFF s31 (datain[30], clk, reset, dataout[30]);
39    myDFF s32 (datain[31], clk, reset, dataout[31]);
40 endmodule

1 //Comparator
2 //By: Caden Friesen
3
4 module comparatorir#(parameter N= 22)
5     (input logic [N-1:0] a, greater, lessa,
6     output logic inrange);
7
8     logic lte;
9     logic gte;
10    assign lte = (a <= greater);
11    assign gte = (a >= lessa);
12    assign inrange = lte && gte;
13 endmodule

1 //DFF
2 ///By: Caden Friesen
3
4 module myDFF(input logic D,
5             input logic clk,
6             input logic reset,
7             output logic Q);
8
9     always@(posedge clk)
10         Q = D;
11
12     always@(posedge reset)
13         Q = 1'b0;
14 endmodule

1 //Seven Segment Decoder
2 //By: Caden Friesen
3
4 module sevenseg(input logic [3:0] data,
5                output logic [6:0] segments);
6     always_comb
7     case(data)
8         // gfe_dcba
9         // Assigns an output bus depending on the input decimal number
10        0: segments = 7'b100_0000;
11        1: segments = 7'b111_1001;
12        2: segments = 7'b0100_100;
13        3: segments = 7'b011_0000;
14        4: segments = 7'b001_1001;
15        5: segments = 7'b001_0010;
16        6: segments = 7'b000_0010;
17        7: segments = 7'b111_1000;
18        8: segments = 7'b000_0000;
19        9: segments = 7'b001_1000;
20        10: segments = 7'b000_1000;
21        11: segments = 7'b000_0011;
22        12: segments = 7'b100_0110;
23        13: segments = 7'b010_0001;
24        14: segments = 7'b000_0110;
25        15: segments = 7'b000_1110;
26        //default shows nothing
27        default: segments = 7'b111_1111;

```

```

28         endcase
29     endmodule

1 // Enabled DFF
2 // By: Caden Friesen
3
4 module enabledDFF(input logic D,
5                  input logic clk,
6                  input logic reset,
7                  input logic enabled,
8                  output logic Q);
9
10     always@(posedge clk)
11         if(enabled)
12             Q<= D;
13
14     always@(posedge reset)
15         Q <= 0;
16 endmodule

1 // Shift Register
2 // By: Caden Friesen
3
4 module shiftregister(input logic clk, reset,
5                    input logic datain,
6                    output logic [31:0] dataout);
7
8
9     myDFF s0 (datain, clk, reset, dataout[0]);
10    myDFF s1 (dataout[0], clk, reset, dataout[1]);
11    myDFF s2 (dataout[1], clk, reset, dataout[2]);
12    myDFF s3 (dataout[2], clk, reset, dataout[3]);
13    myDFF s4 (dataout[3], clk, reset, dataout[4]);
14    myDFF s5 (dataout[4], clk, reset, dataout[5]);
15    myDFF s6 (dataout[5], clk, reset, dataout[6]);
16    myDFF s7 (dataout[6], clk, reset, dataout[7]);
17    myDFF s8 (dataout[7], clk, reset, dataout[8]);
18    myDFF s9 (dataout[8], clk, reset, dataout[9]);
19    myDFF s10 (dataout[9], clk, reset, dataout[10]);
20    myDFF s11 (dataout[10], clk, reset, dataout[11]);
21    myDFF s12 (dataout[11], clk, reset, dataout[12]);
22    myDFF s13 (dataout[12], clk, reset, dataout[13]);
23    myDFF s14 (dataout[13], clk, reset, dataout[14]);
24    myDFF s15 (dataout[14], clk, reset, dataout[15]);
25    myDFF s16 (dataout[15], clk, reset, dataout[16]);
26    myDFF s17 (dataout[16], clk, reset, dataout[17]);
27    myDFF s18 (dataout[17], clk, reset, dataout[18]);
28    myDFF s19 (dataout[18], clk, reset, dataout[19]);
29    myDFF s20 (dataout[19], clk, reset, dataout[20]);
30    myDFF s21 (dataout[20], clk, reset, dataout[21]);
31    myDFF s22 (dataout[21], clk, reset, dataout[22]);
32    myDFF s23 (dataout[22], clk, reset, dataout[23]);
33    myDFF s24 (dataout[23], clk, reset, dataout[24]);
34    myDFF s25 (dataout[24], clk, reset, dataout[25]);
35    myDFF s26 (dataout[25], clk, reset, dataout[26]);
36    myDFF s27 (dataout[26], clk, reset, dataout[27]);
37    myDFF s28 (dataout[27], clk, reset, dataout[28]);
38    myDFF s29 (dataout[28], clk, reset, dataout[29]);
39    myDFF s30 (dataout[29], clk, reset, dataout[30]);
40    myDFF s31 (dataout[30], clk, reset, dataout[31]);
41 endmodule

```

B Simulation Files (Do scripts)

B.1 NES Controller Input - Motor and Addressable LED Output

```

1 restart -nowave -force
2 add wave -divider -height 30 <Inputs>
3 add wave rst
4 add wave clk50mhz
5 add wave data
6 add wave -divider -height 30 <Output_to_controller>
7 add wave neslatch
8 add wave nesclk
9 add wave -divider -height 30 <Outputs>
10 add wave outccw
11 add wave outcw
12 add wave leddata
13 add wave -divider -height 30 <Useful_Information (Buttons)>
14 add wave a
15 add wave b
16 add wave select
17 add wave start
18 add wave up
19 add wave down
20 add wave left
21 add wave right
22
23 force rst 1
24 force clk50mhz 0
25 force data 1
26 run 10
27 force rst 0
28 force clk50mhz 1 0, 0 {1 ps} -r 2
29 force data 0 @ 19, 1 @ 25, 0 @ 169, 1 @ 175, 0 @ 319, 1 @ 325, 0 @ 469, 1 @ 475, 0 @ 619, 1 @ 625, 0 @
769, 1 @ 775, 0 @ 919, 1 @ 925, 0 @ 1069, 1 @ 1075, 0 @ 1219, 1 @ 1225, 0 @ 1250
30 force data 0 @ 2500, 1 @ 2515, 0 @ 2638, 1 @ 2653, 0 @ 2776, 1 @ 2791, 0 @ 2914, 1 @ 2929, 0 @ 3052, 1
@ 3067, 0 @ 3190, 1 @ 3205, 0 @ 3328, 1 @ 3343, 0 @ 3466, 1 @ 3481, 0 @ 3604, 1 @ 3619, 0 @ 3742, 1
@ 3757, 0 @ 3880, 1 @ 3895, 0 @ 4018, 1 @ 4033, 0 @ 4156, 1 @ 4171, 0 @ 4294, 1 @ 4309, 0 @ 4432,
1 @ 4447, 0 @ 4570, 1 @ 4585, 0 @ 4708, 1 @ 4723, 0 @ 4846, 1 @ 4861, 0 @ 4984, 1 @ 4999, 0 @ 5122,
1 @ 5137
31 force data 0 @ 2551, 1 @ 2557, 0 @ 2689, 1 @ 2695, 0 @ 2827, 1 @ 2833, 0 @ 2965, 1 @ 2971, 0 @ 3103, 1
@ 3109, 0 @ 3241, 1 @ 3247, 0 @ 3379, 1 @ 3385, 0 @ 3517, 1 @ 3523, 0 @ 3655, 1 @ 3661, 0 @ 3793, 1
@ 3799, 0 @ 3931, 1 @ 3937, 0 @ 4069, 1 @ 4075, 0 @ 4207, 1 @ 4213, 0 @ 4345, 1 @ 4351, 0 @ 4483,
1 @ 4489, 0 @ 4621, 1 @ 4627, 0 @ 4759, 1 @ 4765, 0 @ 4897, 1 @ 4903, 0 @ 5035, 1 @ 5041, 0 @ 5173,
1 @ 5179
32 run 6000

```

```

1 restart -force -nowave
2 add wave -divider -height 30 <Input>
3 add wave clk
4 add wave reset
5 add wave -divider -height 30 <Output>
6 add wave newclk
7 add wave -divider -height 30 <Internal_Counter>
8 add wave t
9 radix signal t unsigned
10
11 force reset 1
12 force clk 1 0, 0 {1ps} -r 2
13 run 2
14 force reset 0
15 run 66

```

```

1 restart -force -nowave
2 add wave -divider -height 30 <Inputs>
3 add wave count
4 radix signal count unsigned
5 add wave -divider -height 30 <Output>
6 add wave gt
7
8 force reset 1
9 force clk 1 0, 0 {1ps} -r 2
10 run 2
11 force reset 0
12 run 44

```

```

1 restart -force -nowave
2 add wave -divider -height 30 <Inputs>
3 add wave reset
4 add wave srst
5 add wave -divider -height 30 <Output>
6 add wave rst
7
8 force reset 1
9 force clk 1 0, 0 {1ps} -r 2
10 run 10
11 force reset 0
12 run 46

```

```

1 restart -force -nowave
2 add wave -divider -height 30 <Inputs>
3 add wave count
4 radix signal count unsigned
5 add wave -divider -height 30 <Output>
6 add wave nesclk
7
8 force reset 1
9 force clk 1 0, 0 {1ps} -r 2
10 run 2
11 force reset 0
12 run 44

```

```

1 restart -force -nowave
2 add wave -divider -height 30 <Inputs>
3 add wave clk
4 add wave reset
5 add wave -divider -height 30 <Output>
6 add wave count
7 radix signal count unsigned
8
9 force reset 1
10 force clk 1 0, 0 {1ps} -r 2
11 run 2
12 force reset 0
13 run 44

```

```

1 restart -force -nowave
2 add wave -divider -height 30 <Inputs>
3 add wave count
4 radix signal count unsigned
5 add wave -divider -height 30 <Output>
6 add wave neslatch
7
8 force reset 1
9 force clk 1 0, 0 {1ps} -r 2
10 run 2
11 force reset 0
12 run 44

```

```

1 restart -nowave -force
2 add wave -divider -height 30 <Inputs>
3 add wave rst
4 add wave count
5 radix signal count unsigned
6 add wave nesdata
7 add wave -divider -height 30 <Outputs>
8 add wave a
9 add wave b
10 add wave select
11 add wave start
12 add wave up
13 add wave down
14 add wave left
15 add wave right
16
17 force reset 1
18 force clk 0
19 force nesdata 1
20 run 10
21 force reset 0
22 force clk 1 0, 0 {3 ps} -r 6
23 force nesdata 0 @ 19, 1 @ 25, 0 @ 169, 1 @ 175, 0 @ 319, 1 @ 325, 0 @ 469, 1 @ 475, 0 @ 619, 1 @ 625, 0
    @ 769, 1 @ 775, 0 @ 919, 1 @ 925, 0 @ 1069, 1 @ 1075, 0 @ 1219, 1 @ 1225, 0 @ 1250
24 run 1372

```

```

1 restart -force -nowave
2 add wave -divider -height 30 <Inputs>
3 add wave gt
4 add wave clk
5 add wave -divider -height 30 <Output>
6 add wave srst
7
8 force reset 1
9 force clk 1 0, 0 {1ps} -r 2
10 run 2
11 force reset 0
12 run 46

1 restart -nowave -force
2 add wave -divider -height 30 <System_inputs>
3 add wave clk
4 add wave reset
5 add wave -divider -height 30 <User_inputs>
6 add wave colorbutton
7 add wave u
8 add wave d
9 add wave -divider -height 30 <Output>
10 add wave colorvalue
11 radix signal colorvalue unsigned
12
13 force reset 1
14 force clk 0
15 force colorbutton 0
16 force u 0
17 force d 0
18 run 10
19 force reset 0
20 force clk 0 @ 10, 1 @ 15, 0 @ 20, 1 @ 25 -r 20
21 run 10
22 force u 1
23 run 10
24 force u 0
25 force d 1
26 run 10
27 force d 0
28 force colorbutton 1
29 run 10
30 force colorbutton 0
31 force u 1
32 force d 1
33 run 10
34 force colorbutton 1
35 run 10
36 force d 0
37 run 2550
38 force u 0
39 force d 1
40 run 2550

1 restart -force -nowave
2 add wave -divider -height 30 <System_inputs>
3 add wave clk
4 add wave reset
5 add wave -divider -height 30 <GRB_value>
6 add wave count
7 radix signal count unsigned
8
9 force reset 1
10 force clk 0
11 force grb 0
12 run 10
13 force reset 0
14 force clk 1 0, 0 {1000 ps} -r 2ns
15 force grb 010001110001101010000101
16 run 500ns

1 restart -nowave -force
2 add wave -divider -height 30 <System_inputs>
3 add wave clk
4 add wave reset
5 add wave -divider -height 30 <User_inputs>
6 add wave gcolorbutton
7 add wave rcolorbutton
8 add wave bcolorbutton
9 add wave up
10 add wave down
11 add wave -divider -height 30 <Output>
12 add wave grbvalue
13
14 force reset 1
15 force clk 0
16 force gcolorbutton 0
17 force rcolorbutton 0
18 force bcolorbutton 0
19 force up 0
20 force down 0
21 run 10
22 force reset 0
23 force clk 0 @ 10, 1 @ 15, 0 @ 20, 1 @ 25 -r 20
24 force gcolorbutton 1
25 force up 1
26 run 2550
27 force up 0
28 force down 1
29 run 2550
30 force down 0
31 force gcolorbutton 0
32 force rcolorbutton 1
33 force up 1
34 run 2550
35 force up 0
36 force down 1
37 run 2550
38 force down 0
39 force rcolorbutton 0
40 force bcolorbutton 1
41 force up 1
42 run 2550

```

```

43 force up 0
44 force down 1
45 run 2550
46 force down 0
47 force bcolorbutton 0
48 force gcolorbutton 1
49 force rcolorbutton 1
50 force bcolorbutton 1
51 force up 1
52 run 2550
53 force up 0
54 force down 1
55 run 2550
56 force down 0
57 force gcolorbutton 0
58 force rcolorbutton 0
59 force bcolorbutton 0

1 restart -force -nowave
2 add wave -divider -height 30 <System_inputs>
3 add wave clk
4 add wave reset
5 add wave -divider -height 30 <GRB_value>
6 add wave grb
7 add wave -divider -height 30 <Output_data>
8 add wave ledout
9
10 force reset 1
11 force clk 0
12 force grb 0
13 run 10
14 force reset 0
15 force clk 1 0, 0 {1000 ps} -r 2ns
16 force grb 010001110001101010000101
17 run 500ns

1 restart -force -nowave
2 add wave -divider -height 30 <System_inputs>
3 add wave rst
4 add wave reset
5 add wave -divider -height 30 <GRB_value>
6 add wave grb
7 add wave -divider -height 30 <Output>
8 add wave ledwaveout
9
10 force reset 1
11 force clk 0
12 force grb 0
13 run 10
14 force reset 0
15 force clk 1 0, 0 {1000 ps} -r 2ns
16 force grb 010001110001101010000101
17 run 500ns

1 restart -force -nowave
2 add wave -divider -height 30 <System_inputs>
3 add wave clk
4 add wave reset
5 add wave count
6 add wave ledwaveout
7 radix signal count unsigned
8 add wave -divider -height 30 <Output>
9 add wave ledout
10
11 force reset 1
12 force clk 0
13 force grb 0
14 run 10
15 force reset 0
16 force clk 1 0, 0 {1000 ps} -r 2ns
17 force grb 010001110001101010000101
18 run 500ns

```

B.2 PS/2 Keyboard Input - Square Wave Audio Output

```

1 vsim .work.KeyboardtoSquareWave
2
3 add wave *
4 force resetSwitch 1 @ 1, 0 @ 2
5 force ResetKeyboard 1 @ 1, 0 @ 2
6 force Clock50MHz 0 @ 1, 1 @ 2 -r 2
7 force ClockKeyboard 0 @ 1, 1 @ 10 -r 10
8 force Data 1 @ 1
9 force Data 0 @ 10
10 force Data 0 @ 20
11 force Data 1 @ 30
12 force Data 0 @ 40
13 force Data 0 @ 50
14 force Data 0 @ 60
15 force Data 0 @ 70
16 force Data 1 @ 80
17 force Data 1 @ 90
18 run 20 us

1 vsim .work.SquareWaveOutput
2
3 add wave *
4 force Clock50MHz 0 @ 1, 1 @ 2 -r 2
5 force resetSwitch 1 @ 1, 0 @ 2
6 run 20
7 force Keyboard 00100001 @ 25
8 run 20

1 vsim .work.clockDivder1MHz
2
3 add wave *
4 force Clock50MHz 0 @ 1, 1 @ 2 -r 2
5 force resetBut 1 @ 1, 0 @ 2
6 run 20 us

```

```

1 vsim.work.counter8
2
3 add wave *
4 force clk 0 @ 1, 1 @ 2 -r 2
5 force reset 1 @ 1, 0 @ 2
6 run 20

1 vsim.work.comparator10
2
3 add wave *
4 force a 000000
5 run 10
6 force a 000010
7 run 10
8 force a 001010
9 run 10

1 vsim.work.sync
2
3 add wave *
4 force clk 0 @ 1, 1 @ 2 -r 2
5 force d 1 @ 0, 0 @ 10
6 run 20

1 vsim.work.alternating
2
3 add wave *
4 force clock 0 @ 1, 1 @ 2 -r 2
5 force reset 1 @ 1, 0 @ 2
6 force reset 1 @ 5, 0 @ 10 -r 5
7 run 20

1 vsim.work.keyboardInputDecoder
2
3 add wave *
4 force data 00100001
5 run 20
6 force data 00110100
7 run 20

1 vsim.work.counter12
2
3 add wave *
4 force clk 0 @ 1, 1 @ 2 -r 2
5 force reset 1 @ 1, 0 @ 2
6 run 20

1 vsim.work.comparatorTwoInputs
2
3 add wave *
4 force a 001010
5 force b 000111
6 run 20
7 force a 000011
8 force b 000011
9 run 20
10 force a 01111
11 force b 11111
12 run 20

1 vsim.work.keyboard_press_driver
2
3 add wave *
4 force CLOCK_50 0 @ 1, 1 @ 2 -r 2
5 force reset 1 @ 1, 0 @ 2
6 force PS2_CLK 0 @ 1, 1 @ 10 -r 10
7 force PS2_DAT 1 @ 1
8 force PS2_DAT 0 @ 10
9 force PS2_DAT 0 @ 20
10 force PS2_DAT 1 @ 30
11 force PS2_DAT 0 @ 40
12 force PS2_DAT 0 @ 50
13 force PS2_DAT 0 @ 60
14 force PS2_DAT 0 @ 70
15 force PS2_DAT 1 @ 80
16 force PS2_DAT 1 @ 90
17 run 100

1 vsim.work.keyboard_inner_driver
2
3 add wave *
4 force clock50 0 @ 1, 1 @ 2 -r 2
5 force reset 1 @ 1, 0 @ 2
6 force read 1 @ 1, 0 @ 2
7 force keyboard_clk 0 @ 1, 1 @ 10 -r 10
8 force keyboard_data 1 @ 1
9 force keyboard_data 0 @ 10
10 force keyboard_data 0 @ 20
11 force keyboard_data 1 @ 30
12 force keyboard_data 0 @ 40
13 force keyboard_data 0 @ 50
14 force keyboard_data 0 @ 60
15 force keyboard_data 0 @ 70
16 force keyboard_data 1 @ 80
17 force keyboard_data 1 @ 90
18 run 100

```

B.3 Infrared Receiver Input - Seven Segment Display Output

```

1 force clk 0 0, 1 1 -r 20000
2 force resetbutton 0 0, 1 1000000, 0 2000000, 1 3000000

```

```

3  force ir 0 0, 1 500000000, 0 9500000000, 1 14000000000, 0 14562000000.5, 1 16250000000, 0 16812000000.5,
    1 17375000000, 0 17937000000.5, 1 19625000000, 0 20187000000.5, 1 21875000000, 0 22437000000.5, 1
23000000000, 0 23562000000.5, 1 24125000000, 0 24687000000.5, 1 25250000000, 0 25812000000.5, 1
27500000000, 0 28062000000.5, 1 28625000000, 0 29187000000.5, 1 30875000000, 0 31437000000.5, 1
32000000000, 0 32562000000.5, 1 33125000000, 0 33687000000.5, 1 35375000000, 0 35937000000.5, 1
37625000000, 0 38187000000.5, 1 39875000000, 0 40437000000.5, 1 41000000000, 0 41562000000.5, 1
43250000000, 0 43812000000.5, 1 44375000000, 0 44937000000.5, 1 45500000000, 0 46062000000.5, 1
46625000000, 0 47187000000.5, 1 48875000000, 0 49437000000.5, 1 51125000000, 0 51687000000.5, 1
52250000000, 0 52812000000.5, 1 54500000000, 0 55062000000.5, 1 55625000000, 0 56187000000.5, 1
57875000000, 0 58437000000.5, 1 60125000000, 0 60687000000.5, 1 62375000000, 0 62937000000.5, 1
63500000000, 0 64062000000.5, 1 64625000000, 0 65187000000.5, 1 66875000000, 0 67437000000.5, 1
68000000000, 0 68562000000.5, 1 69125000000, 0 69687000000.5, 1 70250000000, 0 70812000000.5
4
5
6  run 71000000000

```

References

- [1] D. S. Hauck, “De1-soc interfaces and peripherals.” <https://class.ece.uw.edu/271/hauck2/de1/index.html>.
- [2] D. S. Hauck, “Ps/2 keyboard tutorial.” <https://class.ece.uw.edu/271/hauck2/de1/keyboard/PS2Keyboard.pdf>.